mirrors/mesa
0
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2024-12-02 14:43:59 +08:00
Code Issues Packages Projects Releases Wiki Activity

freedreno/a7xx: Add CP_CCHE_INVALIDATE

Browse Source 
Fixes: 95104707f1 ("tu: Basic a7xx support")
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/28445>
This commit is contained in:
Connor Abbott 2024-03-25 12:56:34 -04:00 committed by Marge Bot
parent a47a65c1c2
commit abe9bd38ff
5 changed files with 12 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/freedreno/.gitlab-ci/reference/afuc_test.asm
View File

@ -162,7 +162,6 @@ nop
CP_BLIT:
CP_BOOTSTRAP_UCODE:
CP_COND_EXEC:
CP_COND_INDIRECT_BUFFER_PFE:
CP_COND_REG_EXEC:
CP_COND_WRITE5:
CP_CONTEXT_REG_BUNCH:
@ -268,6 +267,7 @@ UNKN32:
UNKN45:
UNKN48:
UNKN5:
UNKN58:
UNKN6:
UNKN7:
UNKN73:

6
src/freedreno/.gitlab-ci/reference/afuc_test_a7xx.asm
View File

@ -189,8 +189,8 @@ nop
CP_BLIT:
CP_BOOTSTRAP_UCODE:
CP_BV_BR_COUNT_OPS:
CP_CCHE_INVALIDATE:
CP_COND_EXEC:
CP_COND_INDIRECT_BUFFER_PFE:
CP_COND_REG_EXEC:
CP_COND_WRITE5:
CP_CONTEXT_REG_BUNCH:
@ -350,8 +350,8 @@ mov $01, $data
CP_BLIT:
CP_BOOTSTRAP_UCODE:
CP_BV_BR_COUNT_OPS:
CP_CCHE_INVALIDATE:
CP_COND_EXEC:
CP_COND_INDIRECT_BUFFER_PFE:
CP_COND_REG_EXEC:
CP_COND_WRITE5:
CP_CONTEXT_REG_BUNCH:
@ -513,8 +513,8 @@ cwrite $00, [$00 + @PACKET_TABLE_WRITE_ADDR]
CP_BLIT:
CP_BOOTSTRAP_UCODE:
CP_BV_BR_COUNT_OPS:
CP_CCHE_INVALIDATE:
CP_COND_EXEC:
CP_COND_INDIRECT_BUFFER_PFE:
CP_COND_REG_EXEC:
CP_COND_WRITE5:
CP_CONTEXT_REG_BUNCH:

2
src/freedreno/.gitlab-ci/traces/afuc_test.asm
View File

@ -269,7 +269,7 @@ CP_LOAD_STATE6:
CP_INDIRECT_BUFFER_PFD:
CP_DRAW_INDX_OFFSET:
CP_REG_TEST:
CP_COND_INDIRECT_BUFFER_PFE:
UNKN58:
CP_INVALIDATE_STATE:
CP_WAIT_REG_MEM:
CP_REG_TO_MEM:

6
src/freedreno/.gitlab-ci/traces/afuc_test_a7xx.asm
View File

@ -305,7 +305,7 @@ CP_LOAD_STATE6:
CP_INDIRECT_BUFFER_PFD:
CP_DRAW_INDX_OFFSET:
CP_REG_TEST:
CP_COND_INDIRECT_BUFFER_PFE:
CP_CCHE_INVALIDATE:
CP_INVALIDATE_STATE:
CP_WAIT_REG_MEM:
CP_REG_TO_MEM:
@ -483,7 +483,7 @@ CP_LOAD_STATE6:
CP_INDIRECT_BUFFER_PFD:
CP_DRAW_INDX_OFFSET:
CP_REG_TEST:
CP_COND_INDIRECT_BUFFER_PFE:
CP_CCHE_INVALIDATE:
CP_INVALIDATE_STATE:
CP_WAIT_REG_MEM:
CP_REG_TO_MEM:
@ -651,7 +651,7 @@ CP_LOAD_STATE6:
CP_INDIRECT_BUFFER_PFD:
CP_DRAW_INDX_OFFSET:
CP_REG_TEST:
CP_COND_INDIRECT_BUFFER_PFE:
CP_CCHE_INVALIDATE:
CP_INVALIDATE_STATE:
CP_WAIT_REG_MEM:
CP_REG_TO_MEM:

5
src/freedreno/registers/adreno/adreno_pm4.xml
View File

@ -372,7 +372,7 @@ xsi:schemaLocation="https://gitlab.freedesktop.org/freedreno/ rules-fd.xsd">
<value name="CP_LOAD_STATE" value="0x30" variants="A3XX"/>
<value name="CP_LOAD_STATE4" value="0x30" variants="A4XX-A5XX"/>
<doc>Conditionally load a IB based on a flag, prefetch enabled</doc>
<value name="CP_COND_INDIRECT_BUFFER_PFE" value="0x3a"/>
<value name="CP_COND_INDIRECT_BUFFER_PFE" value="0x3a" variants="A3XX-A5XX"/>
<doc>Conditionally load a IB based on a flag, prefetch disabled</doc>
<value name="CP_COND_INDIRECT_BUFFER_PFD" value="0x32" variants="A3XX"/>
<doc>Load a buffer with pre-fetch enabled</doc>
@ -651,6 +651,9 @@ xsi:schemaLocation="https://gitlab.freedesktop.org/freedreno/ rules-fd.xsd">
<doc>Reset various on-chip state used for synchronization</doc>
<value name="CP_RESET_CONTEXT_STATE" value="0x1f" variants="A7XX-"/>
<doc>Invalidates the "CCHE" introduced on a740</doc>
<value name="CP_CCHE_INVALIDATE" value="0x3a" variants="A7XX-"/>
</enum>