mirror of
https://sourceware.org/git/glibc.git
synced 2024-12-18 14:03:28 +08:00
Update libmvec multiarch functions for <cpu-features.h>
This patch updates libmvec multiarch functions to use the newly defined HAS_CPU_FEATURE, HAS_ARCH_FEATURE and LOAD_RTLD_GLOBAL_RO_RDX from <cpu-features.h>. * math/Makefile ($(addprefix $(objpfx), $(libm-vec-tests))): Remove $(objpfx)init-arch.o. * sysdeps/x86_64/fpu/Makefile (libmvec-support): Remove init-arch. * sysdeps/x86_64/fpu/math-tests-arch.h (avx_usable): Removed. (INIT_ARCH_EXT): Defined as empty. (CHECK_ARCH_EXT): Replace HAS_XXX with HAS_ARCH_FEATURE (XXX). * sysdeps/x86_64/fpu/multiarch/svml_d_cos2_core.S: Remove __init_cpu_features call. Replace HAS_XXX with HAS_CPU_FEATURE/HAS_ARCH_FEATURE (XXX). * sysdeps/x86_64/fpu/multiarch/svml_d_cos4_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_cos8_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_exp2_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_exp4_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_exp8_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_log2_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_log4_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_log8_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_pow2_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_pow4_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_pow8_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_sin2_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_sin4_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_sin8_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_sincos2_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_sincos4_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_d_sincos8_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_cosf16_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_cosf4_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_cosf8_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_expf16_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_expf4_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_expf8_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_logf16_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_logf4_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_logf8_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_powf16_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_powf4_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_powf8_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_sincosf16_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_sincosf4_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_sincosf8_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_sinf16_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_sinf4_core.S: Likewise. * sysdeps/x86_64/fpu/multiarch/svml_s_sinf8_core.S: Likewise.
This commit is contained in:
H.J. Lu
parent
1aee37a22e
commit
1dfa4a94ae
48
ChangeLog
48
ChangeLog
@ -1,3 +1,51 @@
|
|||||||
|
2015-08-13 H.J. Lu <hongjiu.lu@intel.com>
|
||||||
|
|
||||||
|
* math/Makefile ($(addprefix $(objpfx), $(libm-vec-tests))):
|
||||||
|
Remove $(objpfx)init-arch.o.
|
||||||
|
* sysdeps/x86_64/fpu/Makefile (libmvec-support): Remove
|
||||||
|
init-arch.
|
||||||
|
* sysdeps/x86_64/fpu/math-tests-arch.h (avx_usable): Removed.
|
||||||
|
(INIT_ARCH_EXT): Defined as empty.
|
||||||
|
(CHECK_ARCH_EXT): Replace HAS_XXX with HAS_ARCH_FEATURE (XXX).
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_cos2_core.S: Remove
|
||||||
|
__init_cpu_features call. Replace HAS_XXX with
|
||||||
|
HAS_CPU_FEATURE/HAS_ARCH_FEATURE (XXX).
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_cos4_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_cos8_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_exp2_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_exp4_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_exp8_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_log2_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_log4_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_log8_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_pow2_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_pow4_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_pow8_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_sin2_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_sin4_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_sin8_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_sincos2_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_sincos4_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_d_sincos8_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_cosf16_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_cosf4_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_cosf8_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_expf16_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_expf4_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_expf8_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_logf16_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_logf4_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_logf8_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_powf16_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_powf4_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_powf8_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_sincosf16_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_sincosf4_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_sincosf8_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_sinf16_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_sinf4_core.S: Likewise.
|
||||||
|
* sysdeps/x86_64/fpu/multiarch/svml_s_sinf8_core.S: Likewise.
|
||||||
|
|
||||||
2015-08-13 H.J. Lu <hongjiu.lu@intel.com>
|
2015-08-13 H.J. Lu <hongjiu.lu@intel.com>
|
||||||
|
|
||||||
* sysdeps/i386/i686/fpu/multiarch/e_expf.c: Replace HAS_XXX
|
* sysdeps/i386/i686/fpu/multiarch/e_expf.c: Replace HAS_XXX
|
||||||
|
|||||||
@ -263,7 +263,7 @@ $(objpfx)libieee.a: $(objpfx)ieee-math.o
|
|||||||
$(addprefix $(objpfx),$(filter-out $(tests-static) $(libm-vec-tests),$(tests))): $(libm)
|
$(addprefix $(objpfx),$(filter-out $(tests-static) $(libm-vec-tests),$(tests))): $(libm)
|
||||||
$(addprefix $(objpfx),$(tests-static)): $(objpfx)libm.a
|
$(addprefix $(objpfx),$(tests-static)): $(objpfx)libm.a
|
||||||
$(addprefix $(objpfx), $(libm-vec-tests)): $(objpfx)%: $(libm) $(libmvec) \
|
$(addprefix $(objpfx), $(libm-vec-tests)): $(objpfx)%: $(libm) $(libmvec) \
|
||||||
$(objpfx)init-arch.o $(objpfx)%-wrappers.o
|
$(objpfx)%-wrappers.o
|
||||||
|
|
||||||
gmp-objs = $(patsubst %,$(common-objpfx)stdlib/%.o,\
|
gmp-objs = $(patsubst %,$(common-objpfx)stdlib/%.o,\
|
||||||
add_n sub_n cmp addmul_1 mul_1 mul_n divmod_1 \
|
add_n sub_n cmp addmul_1 mul_1 mul_n divmod_1 \
|
||||||
|
|||||||
@ -20,7 +20,7 @@ libmvec-support += svml_d_cos2_core svml_d_cos4_core_avx \
|
|||||||
svml_d_pow_data svml_s_powf4_core svml_s_powf8_core_avx \
|
svml_d_pow_data svml_s_powf4_core svml_s_powf8_core_avx \
|
||||||
svml_s_powf8_core svml_s_powf16_core svml_s_powf_data \
|
svml_s_powf8_core svml_s_powf16_core svml_s_powf_data \
|
||||||
svml_s_sincosf4_core svml_s_sincosf8_core_avx \
|
svml_s_sincosf4_core svml_s_sincosf8_core_avx \
|
||||||
svml_s_sincosf8_core svml_s_sincosf16_core init-arch
|
svml_s_sincosf8_core svml_s_sincosf16_core
|
||||||
endif
|
endif
|
||||||
|
|
||||||
# Variables for libmvec tests.
|
# Variables for libmvec tests.
|
||||||
|
|||||||
@ -19,66 +19,36 @@
|
|||||||
#if defined REQUIRE_AVX
|
#if defined REQUIRE_AVX
|
||||||
# include <init-arch.h>
|
# include <init-arch.h>
|
||||||
|
|
||||||
/* Set to 1 if AVX supported. */
|
# define INIT_ARCH_EXT
|
||||||
static int avx_usable;
|
|
||||||
|
|
||||||
# define INIT_ARCH_EXT \
|
|
||||||
do \
|
|
||||||
{ \
|
|
||||||
__init_cpu_features (); \
|
|
||||||
avx_usable = __cpu_features.feature[index_AVX_Usable] \
|
|
||||||
& bit_AVX_Usable; \
|
|
||||||
} \
|
|
||||||
while (0)
|
|
||||||
|
|
||||||
# define CHECK_ARCH_EXT \
|
# define CHECK_ARCH_EXT \
|
||||||
do \
|
do \
|
||||||
{ \
|
{ \
|
||||||
if (!avx_usable) return; \
|
if (!HAS_ARCH_FEATURE (AVX_Usable)) return; \
|
||||||
} \
|
} \
|
||||||
while (0)
|
while (0)
|
||||||
|
|
||||||
#elif defined REQUIRE_AVX2
|
#elif defined REQUIRE_AVX2
|
||||||
# include <init-arch.h>
|
# include <init-arch.h>
|
||||||
|
|
||||||
/* Set to 1 if AVX2 supported. */
|
# define INIT_ARCH_EXT
|
||||||
static int avx2_usable;
|
|
||||||
|
|
||||||
# define INIT_ARCH_EXT \
|
|
||||||
do \
|
|
||||||
{ \
|
|
||||||
__init_cpu_features (); \
|
|
||||||
avx2_usable = __cpu_features.feature[index_AVX2_Usable] \
|
|
||||||
& bit_AVX2_Usable; \
|
|
||||||
} \
|
|
||||||
while (0)
|
|
||||||
|
|
||||||
# define CHECK_ARCH_EXT \
|
# define CHECK_ARCH_EXT \
|
||||||
do \
|
do \
|
||||||
{ \
|
{ \
|
||||||
if (!avx2_usable) return; \
|
if (!HAS_ARCH_FEATURE (AVX2_Usable)) return; \
|
||||||
} \
|
} \
|
||||||
while (0)
|
while (0)
|
||||||
|
|
||||||
#elif defined REQUIRE_AVX512F
|
#elif defined REQUIRE_AVX512F
|
||||||
# include <init-arch.h>
|
# include <init-arch.h>
|
||||||
|
|
||||||
/* Set to 1 if supported. */
|
# define INIT_ARCH_EXT
|
||||||
static int avx512f_usable;
|
|
||||||
|
|
||||||
# define INIT_ARCH_EXT \
|
|
||||||
do \
|
|
||||||
{ \
|
|
||||||
__init_cpu_features (); \
|
|
||||||
avx512f_usable = __cpu_features.feature[index_AVX512F_Usable] \
|
|
||||||
& bit_AVX512F_Usable; \
|
|
||||||
} \
|
|
||||||
while (0)
|
|
||||||
|
|
||||||
# define CHECK_ARCH_EXT \
|
# define CHECK_ARCH_EXT \
|
||||||
do \
|
do \
|
||||||
{ \
|
{ \
|
||||||
if (!avx512f_usable) return; \
|
if (!HAS_ARCH_FEATURE (AVX512F_Usable)) return; \
|
||||||
} \
|
} \
|
||||||
while (0)
|
while (0)
|
||||||
|
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVbN2v_cos)
|
ENTRY (_ZGVbN2v_cos)
|
||||||
.type _ZGVbN2v_cos, @gnu_indirect_function
|
.type _ZGVbN2v_cos, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVbN2v_cos_sse4(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_CPU_FEATURE (SSE4_1)
|
||||||
1: leaq _ZGVbN2v_cos_sse4(%rip), %rax
|
|
||||||
testl $bit_SSE4_1, __cpu_features+CPUID_OFFSET+index_SSE4_1(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVbN2v_cos_sse2(%rip), %rax
|
2: leaq _ZGVbN2v_cos_sse2(%rip), %rax
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVdN4v_cos)
|
ENTRY (_ZGVdN4v_cos)
|
||||||
.type _ZGVdN4v_cos, @gnu_indirect_function
|
.type _ZGVdN4v_cos, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVdN4v_cos_avx2(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX2_Usable)
|
||||||
1: leaq _ZGVdN4v_cos_avx2(%rip), %rax
|
|
||||||
testl $bit_AVX2_Usable, __cpu_features+FEATURE_OFFSET+index_AVX2_Usable(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVdN4v_cos_sse_wrapper(%rip), %rax
|
2: leaq _ZGVdN4v_cos_sse_wrapper(%rip), %rax
|
||||||
|
|||||||
@ -22,14 +22,12 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVeN8v_cos)
|
ENTRY (_ZGVeN8v_cos)
|
||||||
.type _ZGVeN8v_cos, @gnu_indirect_function
|
.type _ZGVeN8v_cos, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
|
||||||
call __init_cpu_features
|
|
||||||
1: leaq _ZGVeN8v_cos_skx(%rip), %rax
|
1: leaq _ZGVeN8v_cos_skx(%rip), %rax
|
||||||
testl $bit_AVX512DQ_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512DQ_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512DQ_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN8v_cos_knl(%rip), %rax
|
leaq _ZGVeN8v_cos_knl(%rip), %rax
|
||||||
testl $bit_AVX512F_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512F_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512F_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN8v_cos_avx2_wrapper(%rip), %rax
|
leaq _ZGVeN8v_cos_avx2_wrapper(%rip), %rax
|
||||||
2: ret
|
2: ret
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVbN2v_exp)
|
ENTRY (_ZGVbN2v_exp)
|
||||||
.type _ZGVbN2v_exp, @gnu_indirect_function
|
.type _ZGVbN2v_exp, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVbN2v_exp_sse4(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_CPU_FEATURE (SSE4_1)
|
||||||
1: leaq _ZGVbN2v_exp_sse4(%rip), %rax
|
|
||||||
testl $bit_SSE4_1, __cpu_features+CPUID_OFFSET+index_SSE4_1(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVbN2v_exp_sse2(%rip), %rax
|
2: leaq _ZGVbN2v_exp_sse2(%rip), %rax
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVdN4v_exp)
|
ENTRY (_ZGVdN4v_exp)
|
||||||
.type _ZGVdN4v_exp, @gnu_indirect_function
|
.type _ZGVdN4v_exp, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVdN4v_exp_avx2(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX2_Usable)
|
||||||
1: leaq _ZGVdN4v_exp_avx2(%rip), %rax
|
|
||||||
testl $bit_AVX2_Usable, __cpu_features+FEATURE_OFFSET+index_AVX2_Usable(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVdN4v_exp_sse_wrapper(%rip), %rax
|
2: leaq _ZGVdN4v_exp_sse_wrapper(%rip), %rax
|
||||||
|
|||||||
@ -22,14 +22,12 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVeN8v_exp)
|
ENTRY (_ZGVeN8v_exp)
|
||||||
.type _ZGVeN8v_exp, @gnu_indirect_function
|
.type _ZGVeN8v_exp, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVeN8v_exp_skx(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX512DQ_Usable)
|
||||||
1: leaq _ZGVeN8v_exp_skx(%rip), %rax
|
|
||||||
testl $bit_AVX512DQ_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512DQ_Usable(%rip)
|
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN8v_exp_knl(%rip), %rax
|
leaq _ZGVeN8v_exp_knl(%rip), %rax
|
||||||
testl $bit_AVX512F_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512F_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512F_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN8v_exp_avx2_wrapper(%rip), %rax
|
leaq _ZGVeN8v_exp_avx2_wrapper(%rip), %rax
|
||||||
2: ret
|
2: ret
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVbN2v_log)
|
ENTRY (_ZGVbN2v_log)
|
||||||
.type _ZGVbN2v_log, @gnu_indirect_function
|
.type _ZGVbN2v_log, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVbN2v_log_sse4(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_CPU_FEATURE (SSE4_1)
|
||||||
1: leaq _ZGVbN2v_log_sse4(%rip), %rax
|
|
||||||
testl $bit_SSE4_1, __cpu_features+CPUID_OFFSET+index_SSE4_1(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVbN2v_log_sse2(%rip), %rax
|
2: leaq _ZGVbN2v_log_sse2(%rip), %rax
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVdN4v_log)
|
ENTRY (_ZGVdN4v_log)
|
||||||
.type _ZGVdN4v_log, @gnu_indirect_function
|
.type _ZGVdN4v_log, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVdN4v_log_avx2(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX2_Usable)
|
||||||
1: leaq _ZGVdN4v_log_avx2(%rip), %rax
|
|
||||||
testl $bit_AVX2_Usable, __cpu_features+FEATURE_OFFSET+index_AVX2_Usable(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVdN4v_log_sse_wrapper(%rip), %rax
|
2: leaq _ZGVdN4v_log_sse_wrapper(%rip), %rax
|
||||||
|
|||||||
@ -22,14 +22,12 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVeN8v_log)
|
ENTRY (_ZGVeN8v_log)
|
||||||
.type _ZGVeN8v_log, @gnu_indirect_function
|
.type _ZGVeN8v_log, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVeN8v_log_skx(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX512DQ_Usable)
|
||||||
1: leaq _ZGVeN8v_log_skx(%rip), %rax
|
|
||||||
testl $bit_AVX512DQ_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512DQ_Usable(%rip)
|
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN8v_log_knl(%rip), %rax
|
leaq _ZGVeN8v_log_knl(%rip), %rax
|
||||||
testl $bit_AVX512F_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512F_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512F_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN8v_log_avx2_wrapper(%rip), %rax
|
leaq _ZGVeN8v_log_avx2_wrapper(%rip), %rax
|
||||||
2: ret
|
2: ret
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVbN2vv_pow)
|
ENTRY (_ZGVbN2vv_pow)
|
||||||
.type _ZGVbN2vv_pow, @gnu_indirect_function
|
.type _ZGVbN2vv_pow, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVbN2vv_pow_sse4(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_CPU_FEATURE (SSE4_1)
|
||||||
1: leaq _ZGVbN2vv_pow_sse4(%rip), %rax
|
|
||||||
testl $bit_SSE4_1, __cpu_features+CPUID_OFFSET+index_SSE4_1(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVbN2vv_pow_sse2(%rip), %rax
|
2: leaq _ZGVbN2vv_pow_sse2(%rip), %rax
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVdN4vv_pow)
|
ENTRY (_ZGVdN4vv_pow)
|
||||||
.type _ZGVdN4vv_pow, @gnu_indirect_function
|
.type _ZGVdN4vv_pow, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVdN4vv_pow_avx2(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX2_Usable)
|
||||||
1: leaq _ZGVdN4vv_pow_avx2(%rip), %rax
|
|
||||||
testl $bit_AVX2_Usable, __cpu_features+FEATURE_OFFSET+index_AVX2_Usable(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVdN4vv_pow_sse_wrapper(%rip), %rax
|
2: leaq _ZGVdN4vv_pow_sse_wrapper(%rip), %rax
|
||||||
|
|||||||
@ -22,14 +22,12 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVeN8vv_pow)
|
ENTRY (_ZGVeN8vv_pow)
|
||||||
.type _ZGVeN8vv_pow, @gnu_indirect_function
|
.type _ZGVeN8vv_pow, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVeN8vv_pow_skx(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX512DQ_Usable)
|
||||||
1: leaq _ZGVeN8vv_pow_skx(%rip), %rax
|
|
||||||
testl $bit_AVX512DQ_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512DQ_Usable(%rip)
|
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN8vv_pow_knl(%rip), %rax
|
leaq _ZGVeN8vv_pow_knl(%rip), %rax
|
||||||
testl $bit_AVX512F_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512F_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512F_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN8vv_pow_avx2_wrapper(%rip), %rax
|
leaq _ZGVeN8vv_pow_avx2_wrapper(%rip), %rax
|
||||||
2: ret
|
2: ret
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVbN2v_sin)
|
ENTRY (_ZGVbN2v_sin)
|
||||||
.type _ZGVbN2v_sin, @gnu_indirect_function
|
.type _ZGVbN2v_sin, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVbN2v_sin_sse4(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_CPU_FEATURE (SSE4_1)
|
||||||
1: leaq _ZGVbN2v_sin_sse4(%rip), %rax
|
|
||||||
testl $bit_SSE4_1, __cpu_features+CPUID_OFFSET+index_SSE4_1(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVbN2v_sin_sse2(%rip), %rax
|
2: leaq _ZGVbN2v_sin_sse2(%rip), %rax
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVdN4v_sin)
|
ENTRY (_ZGVdN4v_sin)
|
||||||
.type _ZGVdN4v_sin, @gnu_indirect_function
|
.type _ZGVdN4v_sin, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVdN4v_sin_avx2(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX2_Usable)
|
||||||
1: leaq _ZGVdN4v_sin_avx2(%rip), %rax
|
|
||||||
testl $bit_AVX2_Usable, __cpu_features+FEATURE_OFFSET+index_AVX2_Usable(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVdN4v_sin_sse_wrapper(%rip), %rax
|
2: leaq _ZGVdN4v_sin_sse_wrapper(%rip), %rax
|
||||||
|
|||||||
@ -22,14 +22,12 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVeN8v_sin)
|
ENTRY (_ZGVeN8v_sin)
|
||||||
.type _ZGVeN8v_sin, @gnu_indirect_function
|
.type _ZGVeN8v_sin, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVeN8v_sin_skx(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX512DQ_Usable)
|
||||||
1: leaq _ZGVeN8v_sin_skx(%rip), %rax
|
|
||||||
testl $bit_AVX512DQ_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512DQ_Usable(%rip)
|
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN8v_sin_knl(%rip), %rax
|
leaq _ZGVeN8v_sin_knl(%rip), %rax
|
||||||
testl $bit_AVX512F_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512F_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512F_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN8v_sin_avx2_wrapper(%rip), %rax
|
leaq _ZGVeN8v_sin_avx2_wrapper(%rip), %rax
|
||||||
2: ret
|
2: ret
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVbN2vvv_sincos)
|
ENTRY (_ZGVbN2vvv_sincos)
|
||||||
.type _ZGVbN2vvv_sincos, @gnu_indirect_function
|
.type _ZGVbN2vvv_sincos, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVbN2vvv_sincos_sse4(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_CPU_FEATURE (SSE4_1)
|
||||||
1: leaq _ZGVbN2vvv_sincos_sse4(%rip), %rax
|
|
||||||
testl $bit_SSE4_1, __cpu_features+CPUID_OFFSET+index_SSE4_1(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVbN2vvv_sincos_sse2(%rip), %rax
|
2: leaq _ZGVbN2vvv_sincos_sse2(%rip), %rax
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVdN4vvv_sincos)
|
ENTRY (_ZGVdN4vvv_sincos)
|
||||||
.type _ZGVdN4vvv_sincos, @gnu_indirect_function
|
.type _ZGVdN4vvv_sincos, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVdN4vvv_sincos_avx2(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX2_Usable)
|
||||||
1: leaq _ZGVdN4vvv_sincos_avx2(%rip), %rax
|
|
||||||
testl $bit_AVX2_Usable, __cpu_features+FEATURE_OFFSET+index_AVX2_Usable(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVdN4vvv_sincos_sse_wrapper(%rip), %rax
|
2: leaq _ZGVdN4vvv_sincos_sse_wrapper(%rip), %rax
|
||||||
|
|||||||
@ -22,14 +22,12 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVeN8vvv_sincos)
|
ENTRY (_ZGVeN8vvv_sincos)
|
||||||
.type _ZGVeN8vvv_sincos, @gnu_indirect_function
|
.type _ZGVeN8vvv_sincos, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVeN8vvv_sincos_skx(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX512DQ_Usable)
|
||||||
1: leaq _ZGVeN8vvv_sincos_skx(%rip), %rax
|
|
||||||
testl $bit_AVX512DQ_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512DQ_Usable(%rip)
|
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN8vvv_sincos_knl(%rip), %rax
|
leaq _ZGVeN8vvv_sincos_knl(%rip), %rax
|
||||||
testl $bit_AVX512F_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512F_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512F_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN8vvv_sincos_avx2_wrapper(%rip), %rax
|
leaq _ZGVeN8vvv_sincos_avx2_wrapper(%rip), %rax
|
||||||
2: ret
|
2: ret
|
||||||
|
|||||||
@ -22,14 +22,12 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVeN16v_cosf)
|
ENTRY (_ZGVeN16v_cosf)
|
||||||
.type _ZGVeN16v_cosf, @gnu_indirect_function
|
.type _ZGVeN16v_cosf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVeN16v_cosf_skx(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX512DQ_Usable)
|
||||||
1: leaq _ZGVeN16v_cosf_skx(%rip), %rax
|
|
||||||
testl $bit_AVX512DQ_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512DQ_Usable(%rip)
|
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN16v_cosf_knl(%rip), %rax
|
leaq _ZGVeN16v_cosf_knl(%rip), %rax
|
||||||
testl $bit_AVX512F_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512F_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512F_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN16v_cosf_avx2_wrapper(%rip), %rax
|
leaq _ZGVeN16v_cosf_avx2_wrapper(%rip), %rax
|
||||||
2: ret
|
2: ret
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVbN4v_cosf)
|
ENTRY (_ZGVbN4v_cosf)
|
||||||
.type _ZGVbN4v_cosf, @gnu_indirect_function
|
.type _ZGVbN4v_cosf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVbN4v_cosf_sse4(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_CPU_FEATURE (SSE4_1)
|
||||||
1: leaq _ZGVbN4v_cosf_sse4(%rip), %rax
|
|
||||||
testl $bit_SSE4_1, __cpu_features+CPUID_OFFSET+index_SSE4_1(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVbN4v_cosf_sse2(%rip), %rax
|
2: leaq _ZGVbN4v_cosf_sse2(%rip), %rax
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVdN8v_cosf)
|
ENTRY (_ZGVdN8v_cosf)
|
||||||
.type _ZGVdN8v_cosf, @gnu_indirect_function
|
.type _ZGVdN8v_cosf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVdN8v_cosf_avx2(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX2_Usable)
|
||||||
1: leaq _ZGVdN8v_cosf_avx2(%rip), %rax
|
|
||||||
testl $bit_AVX2_Usable, __cpu_features+FEATURE_OFFSET+index_AVX2_Usable(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVdN8v_cosf_sse_wrapper(%rip), %rax
|
2: leaq _ZGVdN8v_cosf_sse_wrapper(%rip), %rax
|
||||||
|
|||||||
@ -22,14 +22,12 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVeN16v_expf)
|
ENTRY (_ZGVeN16v_expf)
|
||||||
.type _ZGVeN16v_expf, @gnu_indirect_function
|
.type _ZGVeN16v_expf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVeN16v_expf_skx(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX512DQ_Usable)
|
||||||
1: leaq _ZGVeN16v_expf_skx(%rip), %rax
|
|
||||||
testl $bit_AVX512DQ_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512DQ_Usable(%rip)
|
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN16v_expf_knl(%rip), %rax
|
leaq _ZGVeN16v_expf_knl(%rip), %rax
|
||||||
testl $bit_AVX512F_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512F_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512F_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN16v_expf_avx2_wrapper(%rip), %rax
|
leaq _ZGVeN16v_expf_avx2_wrapper(%rip), %rax
|
||||||
2: ret
|
2: ret
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVbN4v_expf)
|
ENTRY (_ZGVbN4v_expf)
|
||||||
.type _ZGVbN4v_expf, @gnu_indirect_function
|
.type _ZGVbN4v_expf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVbN4v_expf_sse4(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_CPU_FEATURE (SSE4_1)
|
||||||
1: leaq _ZGVbN4v_expf_sse4(%rip), %rax
|
|
||||||
testl $bit_SSE4_1, __cpu_features+CPUID_OFFSET+index_SSE4_1(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVbN4v_expf_sse2(%rip), %rax
|
2: leaq _ZGVbN4v_expf_sse2(%rip), %rax
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVdN8v_expf)
|
ENTRY (_ZGVdN8v_expf)
|
||||||
.type _ZGVdN8v_expf, @gnu_indirect_function
|
.type _ZGVdN8v_expf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVdN8v_expf_avx2(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX2_Usable)
|
||||||
1: leaq _ZGVdN8v_expf_avx2(%rip), %rax
|
|
||||||
testl $bit_AVX2_Usable, __cpu_features+FEATURE_OFFSET+index_AVX2_Usable(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVdN8v_expf_sse_wrapper(%rip), %rax
|
2: leaq _ZGVdN8v_expf_sse_wrapper(%rip), %rax
|
||||||
|
|||||||
@ -22,14 +22,12 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVeN16v_logf)
|
ENTRY (_ZGVeN16v_logf)
|
||||||
.type _ZGVeN16v_logf, @gnu_indirect_function
|
.type _ZGVeN16v_logf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVeN16v_logf_skx(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX512DQ_Usable)
|
||||||
1: leaq _ZGVeN16v_logf_skx(%rip), %rax
|
|
||||||
testl $bit_AVX512DQ_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512DQ_Usable(%rip)
|
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN16v_logf_knl(%rip), %rax
|
leaq _ZGVeN16v_logf_knl(%rip), %rax
|
||||||
testl $bit_AVX512F_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512F_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512F_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN16v_logf_avx2_wrapper(%rip), %rax
|
leaq _ZGVeN16v_logf_avx2_wrapper(%rip), %rax
|
||||||
2: ret
|
2: ret
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVbN4v_logf)
|
ENTRY (_ZGVbN4v_logf)
|
||||||
.type _ZGVbN4v_logf, @gnu_indirect_function
|
.type _ZGVbN4v_logf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVbN4v_logf_sse4(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_CPU_FEATURE (SSE4_1)
|
||||||
1: leaq _ZGVbN4v_logf_sse4(%rip), %rax
|
|
||||||
testl $bit_SSE4_1, __cpu_features+CPUID_OFFSET+index_SSE4_1(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVbN4v_logf_sse2(%rip), %rax
|
2: leaq _ZGVbN4v_logf_sse2(%rip), %rax
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVdN8v_logf)
|
ENTRY (_ZGVdN8v_logf)
|
||||||
.type _ZGVdN8v_logf, @gnu_indirect_function
|
.type _ZGVdN8v_logf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVdN8v_logf_avx2(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX2_Usable)
|
||||||
1: leaq _ZGVdN8v_logf_avx2(%rip), %rax
|
|
||||||
testl $bit_AVX2_Usable, __cpu_features+FEATURE_OFFSET+index_AVX2_Usable(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVdN8v_logf_sse_wrapper(%rip), %rax
|
2: leaq _ZGVdN8v_logf_sse_wrapper(%rip), %rax
|
||||||
|
|||||||
@ -22,14 +22,12 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVeN16vv_powf)
|
ENTRY (_ZGVeN16vv_powf)
|
||||||
.type _ZGVeN16vv_powf, @gnu_indirect_function
|
.type _ZGVeN16vv_powf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVeN16vv_powf_skx(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX512DQ_Usable)
|
||||||
1: leaq _ZGVeN16vv_powf_skx(%rip), %rax
|
|
||||||
testl $bit_AVX512DQ_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512DQ_Usable(%rip)
|
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN16vv_powf_knl(%rip), %rax
|
leaq _ZGVeN16vv_powf_knl(%rip), %rax
|
||||||
testl $bit_AVX512F_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512F_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512F_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN16vv_powf_avx2_wrapper(%rip), %rax
|
leaq _ZGVeN16vv_powf_avx2_wrapper(%rip), %rax
|
||||||
2: ret
|
2: ret
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVbN4vv_powf)
|
ENTRY (_ZGVbN4vv_powf)
|
||||||
.type _ZGVbN4vv_powf, @gnu_indirect_function
|
.type _ZGVbN4vv_powf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVbN4vv_powf_sse4(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_CPU_FEATURE (SSE4_1)
|
||||||
1: leaq _ZGVbN4vv_powf_sse4(%rip), %rax
|
|
||||||
testl $bit_SSE4_1, __cpu_features+CPUID_OFFSET+index_SSE4_1(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVbN4vv_powf_sse2(%rip), %rax
|
2: leaq _ZGVbN4vv_powf_sse2(%rip), %rax
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVdN8vv_powf)
|
ENTRY (_ZGVdN8vv_powf)
|
||||||
.type _ZGVdN8vv_powf, @gnu_indirect_function
|
.type _ZGVdN8vv_powf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVdN8vv_powf_avx2(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX2_Usable)
|
||||||
1: leaq _ZGVdN8vv_powf_avx2(%rip), %rax
|
|
||||||
testl $bit_AVX2_Usable, __cpu_features+FEATURE_OFFSET+index_AVX2_Usable(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVdN8vv_powf_sse_wrapper(%rip), %rax
|
2: leaq _ZGVdN8vv_powf_sse_wrapper(%rip), %rax
|
||||||
|
|||||||
@ -22,14 +22,12 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVeN16vvv_sincosf)
|
ENTRY (_ZGVeN16vvv_sincosf)
|
||||||
.type _ZGVeN16vvv_sincosf, @gnu_indirect_function
|
.type _ZGVeN16vvv_sincosf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVeN16vvv_sincosf_skx(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX512DQ_Usable)
|
||||||
1: leaq _ZGVeN16vvv_sincosf_skx(%rip), %rax
|
|
||||||
testl $bit_AVX512DQ_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512DQ_Usable(%rip)
|
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN16vvv_sincosf_knl(%rip), %rax
|
leaq _ZGVeN16vvv_sincosf_knl(%rip), %rax
|
||||||
testl $bit_AVX512F_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512F_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512F_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN16vvv_sincosf_avx2_wrapper(%rip), %rax
|
leaq _ZGVeN16vvv_sincosf_avx2_wrapper(%rip), %rax
|
||||||
2: ret
|
2: ret
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVbN4vvv_sincosf)
|
ENTRY (_ZGVbN4vvv_sincosf)
|
||||||
.type _ZGVbN4vvv_sincosf, @gnu_indirect_function
|
.type _ZGVbN4vvv_sincosf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVbN4vvv_sincosf_sse4(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_CPU_FEATURE (SSE4_1)
|
||||||
1: leaq _ZGVbN4vvv_sincosf_sse4(%rip), %rax
|
|
||||||
testl $bit_SSE4_1, __cpu_features+CPUID_OFFSET+index_SSE4_1(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVbN4vvv_sincosf_sse2(%rip), %rax
|
2: leaq _ZGVbN4vvv_sincosf_sse2(%rip), %rax
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVdN8vvv_sincosf)
|
ENTRY (_ZGVdN8vvv_sincosf)
|
||||||
.type _ZGVdN8vvv_sincosf, @gnu_indirect_function
|
.type _ZGVdN8vvv_sincosf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVdN8vvv_sincosf_avx2(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX2_Usable)
|
||||||
1: leaq _ZGVdN8vvv_sincosf_avx2(%rip), %rax
|
|
||||||
testl $bit_AVX2_Usable, __cpu_features+FEATURE_OFFSET+index_AVX2_Usable(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVdN8vvv_sincosf_sse_wrapper(%rip), %rax
|
2: leaq _ZGVdN8vvv_sincosf_sse_wrapper(%rip), %rax
|
||||||
|
|||||||
@ -22,14 +22,12 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVeN16v_sinf)
|
ENTRY (_ZGVeN16v_sinf)
|
||||||
.type _ZGVeN16v_sinf, @gnu_indirect_function
|
.type _ZGVeN16v_sinf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVeN16v_sinf_skx(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_ARCH_FEATURE (AVX512DQ_Usable)
|
||||||
1: leaq _ZGVeN16v_sinf_skx(%rip), %rax
|
|
||||||
testl $bit_AVX512DQ_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512DQ_Usable(%rip)
|
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN16v_sinf_knl(%rip), %rax
|
leaq _ZGVeN16v_sinf_knl(%rip), %rax
|
||||||
testl $bit_AVX512F_Usable, __cpu_features+FEATURE_OFFSET+index_AVX512F_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX512F_Usable)
|
||||||
jnz 2f
|
jnz 2f
|
||||||
leaq _ZGVeN16v_sinf_avx2_wrapper(%rip), %rax
|
leaq _ZGVeN16v_sinf_avx2_wrapper(%rip), %rax
|
||||||
2: ret
|
2: ret
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVbN4v_sinf)
|
ENTRY (_ZGVbN4v_sinf)
|
||||||
.type _ZGVbN4v_sinf, @gnu_indirect_function
|
.type _ZGVbN4v_sinf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
leaq _ZGVbN4v_sinf_sse4(%rip), %rax
|
||||||
call __init_cpu_features
|
HAS_CPU_FEATURE (SSE4_1)
|
||||||
1: leaq _ZGVbN4v_sinf_sse4(%rip), %rax
|
|
||||||
testl $bit_SSE4_1, __cpu_features+CPUID_OFFSET+index_SSE4_1(%rip)
|
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVbN4v_sinf_sse2(%rip), %rax
|
2: leaq _ZGVbN4v_sinf_sse2(%rip), %rax
|
||||||
|
|||||||
@ -22,11 +22,9 @@
|
|||||||
.text
|
.text
|
||||||
ENTRY (_ZGVdN8v_sinf)
|
ENTRY (_ZGVdN8v_sinf)
|
||||||
.type _ZGVdN8v_sinf, @gnu_indirect_function
|
.type _ZGVdN8v_sinf, @gnu_indirect_function
|
||||||
cmpl $0, KIND_OFFSET+__cpu_features(%rip)
|
LOAD_RTLD_GLOBAL_RO_RDX
|
||||||
jne 1f
|
|
||||||
call __init_cpu_features
|
|
||||||
1: leaq _ZGVdN8v_sinf_avx2(%rip), %rax
|
1: leaq _ZGVdN8v_sinf_avx2(%rip), %rax
|
||||||
testl $bit_AVX2_Usable, __cpu_features+FEATURE_OFFSET+index_AVX2_Usable(%rip)
|
HAS_ARCH_FEATURE (AVX2_Usable)
|
||||||
jz 2f
|
jz 2f
|
||||||
ret
|
ret
|
||||||
2: leaq _ZGVdN8v_sinf_sse_wrapper(%rip), %rax
|
2: leaq _ZGVdN8v_sinf_sse_wrapper(%rip), %rax
|
||||||
|
|||||||
Loading…
Reference in New Issue
Block a user