mirror of
https://gcc.gnu.org/git/gcc.git
synced 2024-11-27 05:44:15 +08:00
266354012e
The exception defines in <fenv.h> do not match the exception bits in the FPU status register on hppa-linux and hppa64-hpux11.11. On linux, they match the trap enable bits. On 64-bit hpux, they match the exception bits for IA64. The IA64 bits are in a different order and location than HPPA. HP uses table look ups to reorder the bits in code to test and raise exceptions. All the architectures that I looked at just pass the FPU status register to __atomic_feraiseexcept(). The simplest approach for hppa is to define FE_INEXACT, etc, to match the status register and not include <fenv.h>.. 2024-02-03 John David Anglin <danglin@gcc.gnu.org> libatomic/ChangeLog: PR target/59778 * configure.tgt (hppa*): Set ARCH. * config/pa/fenv.c: New file. |
||
|---|---|---|
| .. | ||
| config | ||
| testsuite | ||
| .gitignore | ||
| acinclude.m4 | ||
| aclocal.m4 | ||
| auto-config.h.in | ||
| cas_n.c | ||
| ChangeLog | ||
| configure | ||
| configure.ac | ||
| configure.tgt | ||
| exch_n.c | ||
| fadd_n.c | ||
| fand_n.c | ||
| fence.c | ||
| fenv.c | ||
| fior_n.c | ||
| flag.c | ||
| fnand_n.c | ||
| fop_n.c | ||
| fsub_n.c | ||
| fxor_n.c | ||
| gcas.c | ||
| gexch.c | ||
| glfree.c | ||
| gload.c | ||
| gstore.c | ||
| host-config.h | ||
| init.c | ||
| libatomic_i.h | ||
| libatomic.map | ||
| load_n.c | ||
| Makefile.am | ||
| Makefile.in | ||
| store_n.c | ||
| tas_n.c | ||