mirror of
https://gcc.gnu.org/git/gcc.git
synced 2024-11-23 10:54:07 +08:00
Daily bump.
This commit is contained in:
GCC Administrator
parent
55620c7bd3
commit
f445b42e18
12
ChangeLog
12
ChangeLog
@ -1,3 +1,15 @@
|
||||
2023-06-25 Lehua Ding <lehua.ding@rivai.ai>
|
||||
|
||||
* MAINTAINERS: Add Lehua Ding to write after approval
|
||||
|
||||
2023-06-25 Iain Sandoe <iain@sandoe.co.uk>
|
||||
|
||||
* Makefile.def: Pass the enable-host-pie value to GCC configure.
|
||||
* Makefile.in: Regenerate.
|
||||
* configure: Regenerate.
|
||||
* configure.ac: Adjust the logic for shared and PIE host flags to
|
||||
ensure that PIE is passed for hosts that require it.
|
||||
|
||||
2023-06-16 YunQiang Su <yunqiang.su@cipunited.com>
|
||||
|
||||
* MAINTAINERS (Write After Approval): move Matthew Fortune
|
||||
|
||||
128
gcc/ChangeLog
128
gcc/ChangeLog
@ -1,3 +1,131 @@
|
||||
2023-06-25 Juzhe-Zhong <juzhe.zhong@rivai.ai>
|
||||
|
||||
* config/riscv/riscv-vsetvl.cc (vector_insn_info::parse_insn): Ehance
|
||||
AVL propagation.
|
||||
* config/riscv/riscv-vsetvl.h: New function.
|
||||
|
||||
2023-06-25 Li Xu <xuli1@eswincomputing.com>
|
||||
|
||||
* config/riscv/riscv-vector-builtins-bases.cc: change emit_insn to
|
||||
emit_move_insn
|
||||
|
||||
2023-06-25 Juzhe-Zhong <juzhe.zhong@rivai.ai>
|
||||
|
||||
* config/riscv/autovec.md (len_load_<mode>): Remove.
|
||||
(len_maskload<mode><vm>): Remove.
|
||||
(len_store_<mode>): New pattern.
|
||||
(len_maskstore<mode><vm>): New pattern.
|
||||
* config/riscv/predicates.md (autovec_length_operand): New predicate.
|
||||
* config/riscv/riscv-protos.h (enum insn_type): New enum.
|
||||
(expand_load_store): New function.
|
||||
* config/riscv/riscv-v.cc (emit_vlmax_masked_insn): Ditto.
|
||||
(emit_nonvlmax_masked_insn): Ditto.
|
||||
(expand_load_store): Ditto.
|
||||
* config/riscv/riscv-vector-builtins.cc
|
||||
(function_expander::use_contiguous_store_insn): Add avl_type operand
|
||||
into pred_store.
|
||||
* config/riscv/vector.md: Ditto.
|
||||
|
||||
2023-06-25 Ju-Zhe Zhong <juzhe.zhong@rivai.ai>
|
||||
|
||||
* internal-fn.cc (expand_partial_store_optab_fn): Fix bug of BIAS
|
||||
argument index.
|
||||
|
||||
2023-06-25 Pan Li <pan2.li@intel.com>
|
||||
|
||||
* config/riscv/vector.md: Revert.
|
||||
|
||||
2023-06-25 Pan Li <pan2.li@intel.com>
|
||||
|
||||
* config/riscv/genrvv-type-indexer.cc (valid_type): Revert changes.
|
||||
* config/riscv/riscv-modes.def (RVV_TUPLE_MODES): Ditto.
|
||||
(ADJUST_ALIGNMENT): Ditto.
|
||||
(RVV_TUPLE_PARTIAL_MODES): Ditto.
|
||||
(ADJUST_NUNITS): Ditto.
|
||||
* config/riscv/riscv-vector-builtins-types.def (vfloat16mf4x2_t): Ditto.
|
||||
(vfloat16mf4x3_t): Ditto.
|
||||
(vfloat16mf4x4_t): Ditto.
|
||||
(vfloat16mf4x5_t): Ditto.
|
||||
(vfloat16mf4x6_t): Ditto.
|
||||
(vfloat16mf4x7_t): Ditto.
|
||||
(vfloat16mf4x8_t): Ditto.
|
||||
(vfloat16mf2x2_t): Ditto.
|
||||
(vfloat16mf2x3_t): Ditto.
|
||||
(vfloat16mf2x4_t): Ditto.
|
||||
(vfloat16mf2x5_t): Ditto.
|
||||
(vfloat16mf2x6_t): Ditto.
|
||||
(vfloat16mf2x7_t): Ditto.
|
||||
(vfloat16mf2x8_t): Ditto.
|
||||
(vfloat16m1x2_t): Ditto.
|
||||
(vfloat16m1x3_t): Ditto.
|
||||
(vfloat16m1x4_t): Ditto.
|
||||
(vfloat16m1x5_t): Ditto.
|
||||
(vfloat16m1x6_t): Ditto.
|
||||
(vfloat16m1x7_t): Ditto.
|
||||
(vfloat16m1x8_t): Ditto.
|
||||
(vfloat16m2x2_t): Ditto.
|
||||
(vfloat16m2x3_t): Diito.
|
||||
(vfloat16m2x4_t): Diito.
|
||||
(vfloat16m4x2_t): Diito.
|
||||
* config/riscv/riscv-vector-builtins.def (vfloat16mf4x2_t): Ditto.
|
||||
(vfloat16mf4x3_t): Ditto.
|
||||
(vfloat16mf4x4_t): Ditto.
|
||||
(vfloat16mf4x5_t): Ditto.
|
||||
(vfloat16mf4x6_t): Ditto.
|
||||
(vfloat16mf4x7_t): Ditto.
|
||||
(vfloat16mf4x8_t): Ditto.
|
||||
(vfloat16mf2x2_t): Ditto.
|
||||
(vfloat16mf2x3_t): Ditto.
|
||||
(vfloat16mf2x4_t): Ditto.
|
||||
(vfloat16mf2x5_t): Ditto.
|
||||
(vfloat16mf2x6_t): Ditto.
|
||||
(vfloat16mf2x7_t): Ditto.
|
||||
(vfloat16mf2x8_t): Ditto.
|
||||
(vfloat16m1x2_t): Ditto.
|
||||
(vfloat16m1x3_t): Ditto.
|
||||
(vfloat16m1x4_t): Ditto.
|
||||
(vfloat16m1x5_t): Ditto.
|
||||
(vfloat16m1x6_t): Ditto.
|
||||
(vfloat16m1x7_t): Ditto.
|
||||
(vfloat16m1x8_t): Ditto.
|
||||
(vfloat16m2x2_t): Ditto.
|
||||
(vfloat16m2x3_t): Ditto.
|
||||
(vfloat16m2x4_t): Ditto.
|
||||
(vfloat16m4x2_t): Ditto.
|
||||
* config/riscv/riscv-vector-switch.def (TUPLE_ENTRY): Ditto.
|
||||
* config/riscv/riscv.md: Ditto.
|
||||
* config/riscv/vector-iterators.md: Ditto.
|
||||
|
||||
2023-06-25 Ju-Zhe Zhong <juzhe.zhong@rivai.ai>
|
||||
|
||||
* gimple-fold.cc (arith_overflowed_p): Apply LEN_MASK_{LOAD,STORE}.
|
||||
(gimple_fold_partial_load_store_mem_ref): Ditto.
|
||||
(gimple_fold_partial_store): Ditto.
|
||||
(gimple_fold_call): Ditto.
|
||||
|
||||
2023-06-25 liuhongt <hongtao.liu@intel.com>
|
||||
|
||||
PR target/110309
|
||||
* config/i386/sse.md (maskload<mode><avx512fmaskmodelower>):
|
||||
Refine pattern with UNSPEC_MASKLOAD.
|
||||
(maskload<mode><avx512fmaskmodelower>): Ditto.
|
||||
(*<avx512>_load<mode>_mask): Extend mode iterator to
|
||||
VI12HFBF_AVX512VL.
|
||||
(*<avx512>_load<mode>): Ditto.
|
||||
|
||||
2023-06-25 Ju-Zhe Zhong <juzhe.zhong@rivai.ai>
|
||||
|
||||
* tree-ssa-alias.cc (call_may_clobber_ref_p_1): Add LEN_MASK_STORE.
|
||||
|
||||
2023-06-25 Ju-Zhe Zhong <juzhe.zhong@rivai.ai>
|
||||
|
||||
* tree-ssa-alias.cc (ref_maybe_used_by_call_p_1): Apply
|
||||
LEN_MASK_{LOAD,STORE}
|
||||
|
||||
2023-06-25 yulong <shiyulong@iscas.ac.cn>
|
||||
|
||||
* config/riscv/vector.md: Add float16 attr at sew、vlmul and ratio.
|
||||
|
||||
2023-06-24 Roger Sayle <roger@nextmovesoftware.com>
|
||||
|
||||
* config/i386/i386.md (*<code>qi_ext<mode>_3): New define_insn.
|
||||
|
||||
@ -1 +1 @@
|
||||
20230625
|
||||
20230626
|
||||
|
||||
@ -1,3 +1,8 @@
|
||||
2023-06-25 Iain Buclaw <ibuclaw@gdcproject.org>
|
||||
|
||||
* dmd/MERGE: Merge upstream dmd a45f4e9f43.
|
||||
* dmd/VERSION: Bump version to v2.103.1.
|
||||
|
||||
2023-06-15 Marek Polacek <polacek@redhat.com>
|
||||
|
||||
* Make-lang.in: Remove NO_PIE_CFLAGS.
|
||||
|
||||
@ -1,3 +1,55 @@
|
||||
2023-06-25 Juzhe-Zhong <juzhe.zhong@rivai.ai>
|
||||
|
||||
* gcc.target/riscv/rvv/autovec/partial/select_vl-1.c: Add dump checks.
|
||||
* gcc.target/riscv/rvv/autovec/partial/select_vl-2.c: New test.
|
||||
|
||||
2023-06-25 Li Xu <xuli1@eswincomputing.com>
|
||||
|
||||
* gcc.target/riscv/rvv/base/vlmul_ext-2.c: New test.
|
||||
|
||||
2023-06-25 Juzhe-Zhong <juzhe.zhong@rivai.ai>
|
||||
|
||||
* gcc.target/riscv/rvv/autovec/partial/single_rgroup-2.c: New test.
|
||||
* gcc.target/riscv/rvv/autovec/partial/single_rgroup-2.h: New test.
|
||||
* gcc.target/riscv/rvv/autovec/partial/single_rgroup-3.c: New test.
|
||||
* gcc.target/riscv/rvv/autovec/partial/single_rgroup-3.h: New test.
|
||||
* gcc.target/riscv/rvv/autovec/partial/single_rgroup_run-2.c: New test.
|
||||
* gcc.target/riscv/rvv/autovec/partial/single_rgroup_run-3.c: New test.
|
||||
|
||||
2023-06-25 Pan Li <pan2.li@intel.com>
|
||||
|
||||
* gcc.target/riscv/rvv/base/abi-10.c: Revert.
|
||||
* gcc.target/riscv/rvv/base/abi-11.c: Ditto.
|
||||
* gcc.target/riscv/rvv/base/abi-12.c: Ditto.
|
||||
* gcc.target/riscv/rvv/base/abi-15.c: Ditto.
|
||||
* gcc.target/riscv/rvv/base/abi-8.c: Ditto.
|
||||
* gcc.target/riscv/rvv/base/abi-9.c: Ditto.
|
||||
* gcc.target/riscv/rvv/base/abi-17.c: Ditto.
|
||||
* gcc.target/riscv/rvv/base/abi-18.c: Ditto.
|
||||
|
||||
2023-06-25 Pan Li <pan2.li@intel.com>
|
||||
|
||||
* gcc.target/riscv/rvv/base/tuple-28.c: Removed.
|
||||
* gcc.target/riscv/rvv/base/tuple-29.c: Removed.
|
||||
* gcc.target/riscv/rvv/base/tuple-30.c: Removed.
|
||||
* gcc.target/riscv/rvv/base/tuple-31.c: Removed.
|
||||
* gcc.target/riscv/rvv/base/tuple-32.c: Removed.
|
||||
|
||||
2023-06-25 liuhongt <hongtao.liu@intel.com>
|
||||
|
||||
* gcc.target/i386/pr110309.c: New test.
|
||||
|
||||
2023-06-25 yulong <shiyulong@iscas.ac.cn>
|
||||
|
||||
* gcc.target/riscv/rvv/base/abi-10.c: Add float16 tuple type case.
|
||||
* gcc.target/riscv/rvv/base/abi-11.c: Ditto.
|
||||
* gcc.target/riscv/rvv/base/abi-12.c: Ditto.
|
||||
* gcc.target/riscv/rvv/base/abi-15.c: Ditto.
|
||||
* gcc.target/riscv/rvv/base/abi-8.c: Ditto.
|
||||
* gcc.target/riscv/rvv/base/abi-9.c: Ditto.
|
||||
* gcc.target/riscv/rvv/base/abi-17.c: New test.
|
||||
* gcc.target/riscv/rvv/base/abi-18.c: New test.
|
||||
|
||||
2023-06-24 Juzhe-Zhong <juzhe.zhong@rivai.ai>
|
||||
|
||||
* gcc.target/riscv/rvv/autovec/ternop/ternop-1.c: Adjust tests.
|
||||
|
||||
@ -1,3 +1,8 @@
|
||||
2023-06-25 Iain Buclaw <ibuclaw@gdcproject.org>
|
||||
|
||||
* libdruntime/MERGE: Merge upstream druntime a45f4e9f43.
|
||||
* src/MERGE: Merge upstream phobos 106038f2e.
|
||||
|
||||
2023-03-17 Iain Buclaw <ibuclaw@gdcproject.org>
|
||||
|
||||
* libdruntime/MERGE: Merge upstream druntime 5f7552bb28.
|
||||
|
||||
Loading…
Reference in New Issue
Block a user