mirrors/gcc
0
0
Fork 0
mirror of https://gcc.gnu.org/git/gcc.git synced 2024-12-04 09:14:04 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

Use PLI to load up 32-bit SImode constants if -mcpu=future.

Browse Source 
2019-12-17  Michael Meissner  <meissner@linux.ibm.com>

	* config/rs6000/rs6000.md (movsi_internal1): Add alternative to
	use PLI to load up 32-bit constants if -mcpu=future.

From-SVN: r279475
This commit is contained in:
Michael Meissner 2019-12-17 22:16:40 +00:00 committed by Michael Meissner
parent a50e038893
commit ef759fd121
2 changed files with 10 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
gcc/ChangeLog
View File

@ -4,6 +4,8 @@
constant can be loaded with PLI if -mcpu=future.
* config/rs6000/rs6000.md (movdi_internal64): Add alternative to
use PLI to load up 34-bit constants if -mcpu=future.
(movsi_internal1): Add alternative to use PLI to load up 32-bit
constants if -mcpu=future.
2019-12-17 Jakub Jelinek <jakub@redhat.com>

16
gcc/config/rs6000/rs6000.md
View File

@ -6892,7 +6892,7 @@
;; MR LA
;; LWZ LFIWZX LXSIWZX
;; STW STFIWX STXSIWX
;; LI LIS #
;; LI LIS PLI #
;; XXLOR XXSPLTIB 0 XXSPLTIB -1 VSPLTISW
;; XXLXOR 0 XXLORC -1 P9 const
;; MTVSRWZ MFVSRWZ
@ -6903,7 +6903,7 @@
"=r, r,
r, d, v,
m, Z, Z,
r, r, r,
r, r, r, r,
wa, wa, wa, v,
wa, v, v,
wa, r,
@ -6912,7 +6912,7 @@
"r, U,
m, Z, Z,
r, d, v,
I, L, n,
I, L, eI, n,
wa, O, wM, wB,
O, wM, wS,
r, wa,
@ -6930,6 +6930,7 @@
stxsiwx %x1,%y0
li %0,%1
lis %0,%v1
li %0,%1
#
xxlor %x0,%x1,%x1
xxspltib %x0,0
@ -6947,7 +6948,7 @@
"*, *,
load, fpload, fpload,
store, fpstore, fpstore,
*, *, *,
*, *, *, *,
veclogical, vecsimple, vecsimple, vecsimple,
veclogical, veclogical, vecsimple,
mffgpr, mftgpr,
@ -6956,7 +6957,7 @@
"*, *,
*, *, *,
*, *, *,
*, *, 8,
*, *, *, 8,
*, *, *, *,
*, *, 8,
*, *,
@ -6965,7 +6966,7 @@
"*, *,
*, p8v, p8v,
*, p8v, p8v,
*, *, *,
*, *, fut, *,
p8v, p9v, p9v, p8v,
p9v, p8v, p9v,
p8v, p8v,
@ -7120,8 +7121,7 @@
(define_split
[(set (match_operand:SI 0 "gpc_reg_operand")
(match_operand:SI 1 "const_int_operand"))]
"(unsigned HOST_WIDE_INT) (INTVAL (operands[1]) + 0x8000) >= 0x10000
&& (INTVAL (operands[1]) & 0xffff) != 0"
"num_insns_constant (operands[1], SImode) > 1"
[(set (match_dup 0)
(match_dup 2))
(set (match_dup 0)