mirrors/gcc
1
0
Fork 0
mirror of https://gcc.gnu.org/git/gcc.git synced 2024-11-25 20:03:58 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

re PR target/31388 (ICE building libiberty multilib for mips16 multilibs)

Browse Source 
gcc/
	PR target/31388
	* config/mips/mips.md (load_const_gp): New insn.
	* config/mips/mips.c (mips_split_symbol): Avoid using or creating
	the MIPS16 GP pseudo register if no_new_pseudos.
	(mips16_gp_pseudo_reg): Use gen_load_const_gp.

From-SVN: r123398
This commit is contained in:
Richard Sandiford 2007-04-01 11:23:54 +00:00 committed by Richard Sandiford
parent 4719fc489c
commit 1732457d7f
3 changed files with 22 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
gcc/ChangeLog
View File

@ -1,3 +1,11 @@
2007-04-01 Richard Sandiford <richard@codesourcery.com>
PR target/31388
* config/mips/mips.md (load_const_gp): New insn.
* config/mips/mips.c (mips_split_symbol): Avoid using or creating
the MIPS16 GP pseudo register if no_new_pseudos.
(mips16_gp_pseudo_reg): Use gen_load_const_gp.
2007-03-31 Andrew Pinski <andrew_pinski@playstation.sony.com>
PR target/31364

19
gcc/config/mips/mips.c
View File

@ -1888,10 +1888,15 @@ mips_split_symbol (rtx temp, rtx addr)
{
rtx high;
if (TARGET_MIPS16)
high = mips16_gp_pseudo_reg ();
else
if (!TARGET_MIPS16)
high = mips_force_temporary (temp, gen_rtx_HIGH (Pmode, copy_rtx (addr)));
else if (no_new_pseudos)
{
emit_insn (gen_load_const_gp (copy_rtx (temp)));
high = temp;
}
else
high = mips16_gp_pseudo_reg ();
return gen_rtx_LO_SUM (Pmode, high, addr);
}
@ -7808,19 +7813,13 @@ mips16_gp_pseudo_reg (void)
{
if (cfun->machine->mips16_gp_pseudo_rtx == NULL_RTX)
{
rtx unspec;
rtx insn, scan;
cfun->machine->mips16_gp_pseudo_rtx = gen_reg_rtx (Pmode);
/* We want to initialize this to a value which gcc will believe
is constant. */
start_sequence ();
unspec = gen_rtx_UNSPEC (VOIDmode, gen_rtvec (1, const0_rtx), UNSPEC_GP);
emit_move_insn (cfun->machine->mips16_gp_pseudo_rtx,
gen_rtx_CONST (Pmode, unspec));
insn = get_insns ();
end_sequence ();
insn = gen_load_const_gp (cfun->machine->mips16_gp_pseudo_rtx);
push_topmost_sequence ();
/* We need to emit the initialization after the FUNCTION_BEG

5
gcc/config/mips/mips.md
View File

@ -4074,6 +4074,11 @@
[(set_attr "type" "mfc")
(set_attr "mode" "SF")])
;; Move a constant that satisfies CONST_GP_P into operand 0.
(define_expand "load_const_gp"
[(set (match_operand 0 "register_operand" "=d")
(const (unspec [(const_int 0)] UNSPEC_GP)))])
;; Insn to initialize $gp for n32/n64 abicalls. Operand 0 is the offset
;; of _gp from the start of this function. Operand 1 is the incoming
;; function address.