mirror of
https://git.busybox.net/buildroot.git
synced 2024-11-24 05:53:30 +08:00
ae99fa6d64
This enables a riscv32 system to be built with a Buildroot generated toolchain (gcc >= 7.x, binutils >= 2.30, glibc only). This requires a custom version of glibc 2.26 from the riscv-glibc repository. Note that there are no tags in this repository, so the glibc version just consists of the 40 character commit id string. Thanks to Fabrice Bellard for pointing me towards the 32-bit glibc repository and for providing the necessary patch to get it to build. Signed-off-by: Mark Corbin <mark.corbin@embecosm.com> Reviewed-by: Matt Weber <matthew.weber@rockwellcollins.com> Signed-off-by: Thomas Petazzoni <thomas.petazzoni@bootlin.com>
31 lines
590 B
Plaintext
31 lines
590 B
Plaintext
#
|
|
# Configure the GCC_TARGET_ARCH variable and append the
|
|
# appropriate RISC-V ISA extensions.
|
|
#
|
|
|
|
ifeq ($(BR2_riscv),y)
|
|
|
|
ifeq ($(BR2_RISCV_64),y)
|
|
GCC_TARGET_ARCH := rv64i
|
|
else
|
|
GCC_TARGET_ARCH := rv32i
|
|
endif
|
|
|
|
ifeq ($(BR2_RISCV_ISA_RVM),y)
|
|
GCC_TARGET_ARCH := $(GCC_TARGET_ARCH)m
|
|
endif
|
|
ifeq ($(BR2_RISCV_ISA_RVA),y)
|
|
GCC_TARGET_ARCH := $(GCC_TARGET_ARCH)a
|
|
endif
|
|
ifeq ($(BR2_RISCV_ISA_RVF),y)
|
|
GCC_TARGET_ARCH := $(GCC_TARGET_ARCH)f
|
|
endif
|
|
ifeq ($(BR2_RISCV_ISA_RVD),y)
|
|
GCC_TARGET_ARCH := $(GCC_TARGET_ARCH)d
|
|
endif
|
|
ifeq ($(BR2_RISCV_ISA_RVC),y)
|
|
GCC_TARGET_ARCH := $(GCC_TARGET_ARCH)c
|
|
endif
|
|
|
|
endif
|