buildroot/arch
Yann E. MORIN 56a315f18f arch/arm: add armv8.2a cortex-based cores
The armv8.2a generation is a cumulative extension to armv8.1a.

Since gcc correctly enables the appropriate extensions based on the core
name, we don't really need to introduce a separate config for armv8.2a,
and we can piggyback on armv8a.

In theory, gcc supports those cores in arm mode. However, configuring
gcc thusly generates a non-working gcc that constantly whines:
    cc1: warning: switch -mcpu=cortex-a55 conflicts with -march=armv8.2-a switch

It is to be noted that the -march flag is internal to gcc. It is not
something that Buildroot did set when configuring gcc; Buildroot only
ever sets --with-cpu (not --with-arch).

Additionally, uClibc fails to build entirely (unsure if this is caused
by the above, or if it is a separate issue, though), with:
    #### Your compiler does not support TLS and you are trying to build uClibc-ng
    #### with NPTL support. Upgrade your binutils and gcc to versions which
    #### support TLS for your architecture. Do not contact uClibc-ng maintainers
    #### about this problem.

Glibc and musl have not been tested in arm mode, so maybe we could have
a toolchain that eventually works (or at least, pretends to be working),
but we decided it was not worth the effort.

Thus, we restrict those cores to AArch64 mode only.

Signed-off-by: "Yann E. MORIN" <yann.morin.1998@free.fr>
Cc: Thomas Petazzoni <thomas.petazzoni@bootlin.com>
Signed-off-by: Thomas Petazzoni <thomas.petazzoni@bootlin.com>
2018-12-30 16:09:17 +01:00
..
arch.mk arch: drop BR2_GCC_TARGET_CPU_REVISION option 2018-10-01 14:52:32 +02:00
arch.mk.riscv arch: add support for RISC-V 64-bit (riscv64) architecture 2018-09-23 23:42:41 +02:00
arch.mk.xtensa arc/xtensa: store the Xtensa overlay in the per-package DL_DIR 2018-04-02 15:59:30 +02:00
Config.in arch: drop BR2_GCC_TARGET_CPU_REVISION option 2018-10-01 14:52:32 +02:00
Config.in.arc arch/Config.in*: fix attributes order 2018-04-01 07:59:45 +02:00
Config.in.arm arch/arm: add armv8.2a cortex-based cores 2018-12-30 16:09:17 +01:00
Config.in.csky arch: add BR2_READELF_ARCH_NAME hidden config option 2017-03-20 22:22:17 +01:00
Config.in.m68k arch/Config.in*: fix attributes order 2018-04-01 07:59:45 +02:00
Config.in.microblaze arch: add BR2_READELF_ARCH_NAME hidden config option 2017-03-20 22:22:17 +01:00
Config.in.mips */Config.in*: remove consecutive empty lines 2018-04-01 08:48:24 +02:00
Config.in.nios2 arch: add BR2_READELF_ARCH_NAME hidden config option 2017-03-20 22:22:17 +01:00
Config.in.or1k arch: add BR2_READELF_ARCH_NAME hidden config option 2017-03-20 22:22:17 +01:00
Config.in.powerpc arch/Config.in*: fix attributes order 2018-04-01 07:59:45 +02:00
Config.in.riscv arch: add support for RISC-V 64-bit (riscv64) architecture 2018-09-23 23:42:41 +02:00
Config.in.sh arch/Config.in*: fix attributes order 2018-04-01 07:59:45 +02:00
Config.in.sparc arch/Config.in*: fix attributes order 2018-04-01 07:59:45 +02:00
Config.in.x86 arch/Config.in*: fix attributes order 2018-04-01 07:59:45 +02:00
Config.in.xtensa arch/Config.in*: re-wrap help text 2018-04-01 08:00:13 +02:00