binutils-gdb/sim/testsuite
Jeff Law c524b5f2f6 [RFA] Fix for mcore simulator
I was looking for cases where a GCC patch under evaluation would cause test
results to change.  Quite surprisingly the mcore-elf port showed test
differences.   After a fair amount of digging my conclusion was the sequences
before/after the patch should have been semantically the same.

Of course if the code is supposed to behave the same, then that points to
problems elsewhere (assembler, linker, simulator).  Sure enough the mcore
simulator was mis-handling the sign extension instructions.  The simulator
implementation of sextb is via paired shift-by-24 operations. Similarly the
simulator implements sexth via paired shift-by-16 operations.

The temporary holding the value was declared as a "long" thus this approach
worked fine for hosts with a 32 bit wide long and failed miserably for hosts
with a 64 bit wide long.

This patch makes the shift count automatically adjust based on the size of the
temporary.  It includes a simple test for sextb and sexth.  I have _not_ done a
full audit of the mcore simulator for more 32->64 bit issues.

This also fixes 443 execution tests in the GCC testsuite
2023-10-11 16:31:11 -06:00
..
aarch64 sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
arm sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
avr sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
bfin sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
bpf bpf: sim: do not overflow instruction immediates in tests 2023-07-31 11:09:47 +02:00
common Update copyright year range in header of all files managed by GDB 2023-01-01 17:01:16 +04:00
config sim: testsuite: rework sim_init usage 2021-11-26 19:48:05 -05:00
cr16 sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
cris Update copyright year range in header of all files managed by GDB 2023-01-01 17:01:16 +04:00
d10v sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
example-synacor sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
frv sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
ft32 sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
h8300 sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
iq2000 sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
lib sim prune_warnings 2023-08-19 12:41:32 +09:30
lm32 sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
m32c Update copyright year range in header of all files managed by GDB 2023-01-01 17:01:16 +04:00
m32r sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
m68hc11 sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
mcore [RFA] Fix for mcore simulator 2023-10-11 16:31:11 -06:00
microblaze sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
mips Update copyright year range in header of all files managed by GDB 2023-01-01 17:01:16 +04:00
mn10300 sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
moxie sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
msp430 sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
or1k sim: or1k: Eliminate dangerous RWX load segments 2023-08-24 07:03:48 +01:00
pru Update copyright year range in header of all files managed by GDB 2023-01-01 17:01:16 +04:00
riscv sim/riscv: fix multiply instructions on simulator 2022-10-11 12:38:36 +01:00
sh sim: testsuite: cleanup the istarget * logic 2022-02-16 00:36:47 -05:00
v850 Fix for v850e divq instruction 2022-04-06 11:10:40 -04:00
.gitignore
ChangeLog-2021 sim: rename ChangeLog files to ChangeLog-2021 2021-08-17 20:27:36 -04:00
local.mk Update copyright year range in header of all files managed by GDB 2023-01-01 17:01:16 +04:00