mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-11-24 02:24:46 +08:00
965b71a7f7
Some ravenscar runtimes implement lazy FPU handling. On these runtimes, the FPU is only initialized when a task tries to use it. Furthermore, the FP registers aren't automatically saved on a task switch -- instead, the save is deferred until the new task tries to use the FPU. Furthermore, each task's context area has a flag indicating whether the FPU has been initialized for this task. This patch teaches GDB to understand this implementation. When fetching or storing registers, GDB now checks to see whether the live FP registers should be used. If not, the task's saved FP registers will be used if the task has caused FPU initialization. Currently only AArch64 uses this code. bb-runtimes implements this for ARM as well, but GDB doesn't yet have an arm-ravenscar-thread.c.
83 lines
2.5 KiB
C
83 lines
2.5 KiB
C
/* Ravenscar Aarch64 target support.
|
|
|
|
Copyright (C) 2017-2022 Free Software Foundation, Inc.
|
|
|
|
This file is part of GDB.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
#include "defs.h"
|
|
#include "gdbcore.h"
|
|
#include "regcache.h"
|
|
#include "aarch64-tdep.h"
|
|
#include "inferior.h"
|
|
#include "ravenscar-thread.h"
|
|
#include "aarch64-ravenscar-thread.h"
|
|
#include "gdbarch.h"
|
|
|
|
#define NO_OFFSET -1
|
|
|
|
/* See aarch64-tdep.h for register numbers. */
|
|
|
|
static const int aarch64_context_offsets[] =
|
|
{
|
|
/* X0 - X28 */
|
|
NO_OFFSET, NO_OFFSET, NO_OFFSET, NO_OFFSET,
|
|
NO_OFFSET, NO_OFFSET, NO_OFFSET, NO_OFFSET,
|
|
NO_OFFSET, NO_OFFSET, NO_OFFSET, NO_OFFSET,
|
|
NO_OFFSET, NO_OFFSET, NO_OFFSET, NO_OFFSET,
|
|
NO_OFFSET, NO_OFFSET, NO_OFFSET, 0,
|
|
8, 16, 24, 32,
|
|
40, 48, 56, 64,
|
|
72,
|
|
|
|
/* FP, LR, SP, PC, CPSR */
|
|
/* Note that as task switch is synchronous, PC is in fact the LR here */
|
|
80, 88, 96, 88,
|
|
NO_OFFSET,
|
|
|
|
/* V0 - V31 */
|
|
128, 144, 160, 176,
|
|
192, 208, 224, 240,
|
|
256, 272, 288, 304,
|
|
320, 336, 352, 368,
|
|
384, 400, 416, 432,
|
|
448, 464, 480, 496,
|
|
512, 528, 544, 560,
|
|
576, 592, 608, 624,
|
|
|
|
/* FPSR, FPCR */
|
|
112, 116,
|
|
};
|
|
|
|
#define V_INIT_OFFSET 640
|
|
|
|
/* The ravenscar_arch_ops vector for most Aarch64 targets. */
|
|
|
|
static struct ravenscar_arch_ops aarch64_ravenscar_ops
|
|
(aarch64_context_offsets,
|
|
-1, -1,
|
|
V_INIT_OFFSET,
|
|
/* The FPU context buffer starts with the FPSR register. */
|
|
aarch64_context_offsets[AARCH64_FPSR_REGNUM],
|
|
AARCH64_V0_REGNUM, AARCH64_FPCR_REGNUM);
|
|
|
|
/* Register aarch64_ravenscar_ops in GDBARCH. */
|
|
|
|
void
|
|
register_aarch64_ravenscar_ops (struct gdbarch *gdbarch)
|
|
{
|
|
set_gdbarch_ravenscar_ops (gdbarch, &aarch64_ravenscar_ops);
|
|
}
|