mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-11-25 11:04:18 +08:00
78933a4ad9
cpu/ * frv.opc: Replace bfd_boolean with bool, FALSE with false, and TRUE with true throughout. opcodes/ * sysdep.h (POISON_BFD_BOOLEAN): Define. * aarch64-asm-2.c, * aarch64-asm.c, * aarch64-asm.h, * aarch64-dis-2.c, * aarch64-dis.c, * aarch64-dis.h, * aarch64-gen.c, * aarch64-opc.c, * aarch64-opc.h, * arc-dis.c, * arc-dis.h, * arc-fxi.h, * arc-opc.c, * arm-dis.c, * bfin-dis.c, * cris-dis.c, * csky-dis.c, * csky-opc.h, * dis-buf.c, * disassemble.c, * frv-opc.c, * frv-opc.h, * h8300-dis.c, * i386-dis.c, * m68k-dis.c, * metag-dis.c, * microblaze-dis.c, * microblaze-dis.h, * micromips-opc.c, * mips-dis.c, * mips-formats.h, * mips-opc.c, * mips16-opc.c, * mmix-dis.c, * msp430-dis.c, * nds32-dis.c, * nfp-dis.c, * nios2-dis.c, * ppc-dis.c, * riscv-dis.c, * score-dis.c, * score7-dis.c, * tic6x-dis.c, * v850-dis.c, * vax-dis.c, * wasm32-dis.c, * xtensa-dis.c: Replace bfd_boolean with bool, FALSE with false, and TRUE with true throughout.
107 lines
4.2 KiB
C
107 lines
4.2 KiB
C
/* aarch64-asm.h -- Header file for aarch64-asm.c and aarch64-asm-2.c.
|
|
Copyright (C) 2012-2021 Free Software Foundation, Inc.
|
|
Contributed by ARM Ltd.
|
|
|
|
This file is part of the GNU opcodes library.
|
|
|
|
This library is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3, or (at your option)
|
|
any later version.
|
|
|
|
It is distributed in the hope that it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
|
License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; see the file COPYING3. If not,
|
|
see <http://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef OPCODES_AARCH64_ASM_H
|
|
#define OPCODES_AARCH64_ASM_H
|
|
|
|
#include "aarch64-opc.h"
|
|
|
|
/* Given OPCODE, return the opcode entry that OPCODE aliases to, e.g.
|
|
given LSL, return UBFM. */
|
|
|
|
const aarch64_opcode* aarch64_find_real_opcode (const aarch64_opcode *);
|
|
|
|
/* Switch-table-based high-level operand inserter. */
|
|
|
|
bool aarch64_insert_operand (const aarch64_operand *,
|
|
const aarch64_opnd_info *, aarch64_insn *,
|
|
const aarch64_inst *, aarch64_operand_error *);
|
|
|
|
/* Operand inserters. */
|
|
|
|
#define AARCH64_DECL_OPD_INSERTER(x) \
|
|
bool aarch64_##x (const aarch64_operand *, const aarch64_opnd_info *, \
|
|
aarch64_insn *, const aarch64_inst *, \
|
|
aarch64_operand_error *)
|
|
|
|
AARCH64_DECL_OPD_INSERTER (ins_none);
|
|
AARCH64_DECL_OPD_INSERTER (ins_regno);
|
|
AARCH64_DECL_OPD_INSERTER (ins_reglane);
|
|
AARCH64_DECL_OPD_INSERTER (ins_reglist);
|
|
AARCH64_DECL_OPD_INSERTER (ins_ldst_reglist);
|
|
AARCH64_DECL_OPD_INSERTER (ins_ldst_reglist_r);
|
|
AARCH64_DECL_OPD_INSERTER (ins_ldst_elemlist);
|
|
AARCH64_DECL_OPD_INSERTER (ins_advsimd_imm_shift);
|
|
AARCH64_DECL_OPD_INSERTER (ins_imm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_imm_half);
|
|
AARCH64_DECL_OPD_INSERTER (ins_advsimd_imm_modified);
|
|
AARCH64_DECL_OPD_INSERTER (ins_fpimm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_fbits);
|
|
AARCH64_DECL_OPD_INSERTER (ins_aimm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_limm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_inv_limm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_ft);
|
|
AARCH64_DECL_OPD_INSERTER (ins_addr_simple);
|
|
AARCH64_DECL_OPD_INSERTER (ins_addr_offset);
|
|
AARCH64_DECL_OPD_INSERTER (ins_addr_regoff);
|
|
AARCH64_DECL_OPD_INSERTER (ins_addr_simm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_addr_simm10);
|
|
AARCH64_DECL_OPD_INSERTER (ins_addr_uimm12);
|
|
AARCH64_DECL_OPD_INSERTER (ins_simd_addr_post);
|
|
AARCH64_DECL_OPD_INSERTER (ins_cond);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sysreg);
|
|
AARCH64_DECL_OPD_INSERTER (ins_pstatefield);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sysins_op);
|
|
AARCH64_DECL_OPD_INSERTER (ins_barrier);
|
|
AARCH64_DECL_OPD_INSERTER (ins_barrier_dsb_nxs);
|
|
AARCH64_DECL_OPD_INSERTER (ins_hint);
|
|
AARCH64_DECL_OPD_INSERTER (ins_prfop);
|
|
AARCH64_DECL_OPD_INSERTER (ins_reg_extended);
|
|
AARCH64_DECL_OPD_INSERTER (ins_reg_shifted);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s4);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s4xvl);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s6xvl);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s9xvl);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_u6);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_rr_lsl);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_rz_xtw);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zi_u5);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zz_lsl);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zz_sxtw);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zz_uxtw);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_aimm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_asimm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_float_half_one);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_float_half_two);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_float_zero_one);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_index);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_limm_mov);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_quad_index);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_reglist);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_scale);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_shlimm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_sve_shrimm);
|
|
AARCH64_DECL_OPD_INSERTER (ins_imm_rotate1);
|
|
AARCH64_DECL_OPD_INSERTER (ins_imm_rotate2);
|
|
|
|
#undef AARCH64_DECL_OPD_INSERTER
|
|
|
|
#endif /* OPCODES_AARCH64_ASM_H */
|