mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-11 19:33:33 +08:00
aebcfb76fc
PR 24907 binutils* objdump.c (null_print): New function. (disassemble_bytes): Delete previous_octets local and replace with a test of the max_reloc_offset_into_insn field of the bfd_arch_info structure. If a reloc is a potential match for the next insn, then perform a dummy disassembly in order to calculate its real length. bfd * archures.c (bfd_arch_info_type): Add max_reloc_offset_into_insn field. (bfd_default_arch_struct): Initialise the new field. * bfd-in2.h: Regenerate. * cpu-aarch64.c: Initialise the new field. * cpu-alpha.c: Likewise. * cpu-arc.c: Likewise. * cpu-arm.c: Likewise. * cpu-avr.c: Likewise. * cpu-bfin.c: Likewise. * cpu-bpf.c: Likewise. * cpu-cr16.c: Likewise. * cpu-cr16c.c: Likewise. * cpu-cris.c: Likewise. * cpu-crx.c: Likewise. * cpu-csky.c: Likewise. * cpu-d10v.c: Likewise. * cpu-d30v.c: Likewise. * cpu-dlx.c: Likewise. * cpu-epiphany.c: Likewise. * cpu-fr30.c: Likewise. * cpu-frv.c: Likewise. * cpu-ft32.c: Likewise. * cpu-h8300.c: Likewise. * cpu-hppa.c: Likewise. * cpu-i386.c: Likewise. * cpu-ia64.c: Likewise. * cpu-iamcu.c: Likewise. * cpu-ip2k.c: Likewise. * cpu-iq2000.c: Likewise. * cpu-k1om.c: Likewise. * cpu-l1om.c: Likewise. * cpu-lm32.c: Likewise. * cpu-m10200.c: Likewise. * cpu-m10300.c: Likewise. * cpu-m32c.c: Likewise. * cpu-m32r.c: Likewise. * cpu-m68hc11.c: Likewise. * cpu-m68hc12.c: Likewise. * cpu-m68k.c: Likewise. * cpu-m9s12x.c: Likewise. * cpu-m9s12xg.c: Likewise. * cpu-mcore.c: Likewise. * cpu-mep.c: Likewise. * cpu-metag.c: Likewise. * cpu-microblaze.c: Likewise. * cpu-mips.c: Likewise. * cpu-mmix.c: Likewise. * cpu-moxie.c: Likewise. * cpu-msp430.c: Likewise. * cpu-mt.c: Likewise. * cpu-nds32.c: Likewise. * cpu-nfp.c: Likewise. * cpu-nios2.c: Likewise. * cpu-ns32k.c: Likewise. * cpu-or1k.c: Likewise. * cpu-pdp11.c: Likewise. * cpu-pj.c: Likewise. * cpu-plugin.c: Likewise. * cpu-powerpc.c: Likewise. * cpu-pru.c: Likewise. * cpu-riscv.c: Likewise. * cpu-rl78.c: Likewise. * cpu-rs6000.c: Likewise. * cpu-rx.c: Likewise. * cpu-s12z.c: Likewise. * cpu-s390.c: Likewise. * cpu-score.c: Likewise. * cpu-sh.c: Likewise. * cpu-sparc.c: Likewise. * cpu-spu.c: Likewise. * cpu-tic30.c: Likewise. * cpu-tic4x.c: Likewise. * cpu-tic54x.c: Likewise. * cpu-tic6x.c: Likewise. * cpu-tic80.c: Likewise. * cpu-tilegx.c: Likewise. * cpu-tilepro.c: Likewise. * cpu-v850.c: Likewise. * cpu-v850_rh850.c: Likewise. * cpu-vax.c: Likewise. * cpu-visium.c: Likewise. * cpu-wasm32.c: Likewise. * cpu-xc16x.c: Likewise. * cpu-xgate.c: Likewise. * cpu-xstormy16.c: Likewise. * cpu-xtensa.c: Likewise. * cpu-z80.c: Likewise. * cpu-z8k.c: Likewise. gas * testsuite/gas/arm/pr24907.s: New test. * testsuite/gas/arm/pr24907.d: Expected disassembly.
122 lines
4.7 KiB
C
122 lines
4.7 KiB
C
/* BFD PowerPC CPU definition
|
|
Copyright (C) 1994-2019 Free Software Foundation, Inc.
|
|
Contributed by Ian Lance Taylor, Cygnus Support.
|
|
|
|
This file is part of BFD, the Binary File Descriptor library.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
|
|
MA 02110-1301, USA. */
|
|
|
|
#include "sysdep.h"
|
|
#include "bfd.h"
|
|
#include "libbfd.h"
|
|
|
|
/* The common PowerPC architecture is compatible with the RS/6000. */
|
|
|
|
static const bfd_arch_info_type *
|
|
powerpc_compatible (const bfd_arch_info_type *a,
|
|
const bfd_arch_info_type *b)
|
|
{
|
|
BFD_ASSERT (a->arch == bfd_arch_powerpc);
|
|
switch (b->arch)
|
|
{
|
|
default:
|
|
return NULL;
|
|
case bfd_arch_powerpc:
|
|
if (a->mach == bfd_mach_ppc_vle && b->bits_per_word == 32)
|
|
return a;
|
|
if (b->mach == bfd_mach_ppc_vle && a->bits_per_word == 32)
|
|
return b;
|
|
return bfd_default_compatible (a, b);
|
|
case bfd_arch_rs6000:
|
|
if (b->mach == bfd_mach_rs6k)
|
|
return a;
|
|
return NULL;
|
|
}
|
|
/*NOTREACHED*/
|
|
}
|
|
|
|
#define N(BITS, NUMBER, PRINT, DEFAULT, NEXT) \
|
|
{ \
|
|
BITS, /* Bits in a word. */ \
|
|
BITS, /* Bits in an address. */ \
|
|
8, /* Bits in a byte. */ \
|
|
bfd_arch_powerpc, \
|
|
NUMBER, \
|
|
"powerpc", \
|
|
PRINT, \
|
|
3, /* Section alignment power. */ \
|
|
DEFAULT, \
|
|
powerpc_compatible, \
|
|
bfd_default_scan, \
|
|
bfd_arch_default_fill, \
|
|
NEXT, \
|
|
0 /* Maximum offset of a reloc from the start of an insn. */ \
|
|
}
|
|
|
|
const bfd_arch_info_type bfd_powerpc_archs[] =
|
|
{
|
|
#if BFD_DEFAULT_TARGET_SIZE == 64
|
|
/* Default for 64 bit target. */
|
|
N (64, bfd_mach_ppc64, "powerpc:common64", TRUE, bfd_powerpc_archs + 1),
|
|
/* elf32-ppc:ppc_elf_object_p relies on the default 32 bit arch
|
|
being immediately after the 64 bit default. */
|
|
N (32, bfd_mach_ppc, "powerpc:common", FALSE, bfd_powerpc_archs + 2),
|
|
#else
|
|
/* Default arch must come first. */
|
|
N (32, bfd_mach_ppc, "powerpc:common", TRUE, bfd_powerpc_archs + 1),
|
|
/* elf64-ppc:ppc64_elf_object_p relies on the default 64 bit arch
|
|
being immediately after the 32 bit default. */
|
|
N (64, bfd_mach_ppc64, "powerpc:common64", FALSE, bfd_powerpc_archs + 2),
|
|
#endif
|
|
N (32, bfd_mach_ppc_603, "powerpc:603", FALSE, bfd_powerpc_archs + 3),
|
|
N (32, bfd_mach_ppc_ec603e, "powerpc:EC603e", FALSE, bfd_powerpc_archs + 4),
|
|
N (32, bfd_mach_ppc_604, "powerpc:604", FALSE, bfd_powerpc_archs + 5),
|
|
N (32, bfd_mach_ppc_403, "powerpc:403", FALSE, bfd_powerpc_archs + 6),
|
|
N (32, bfd_mach_ppc_601, "powerpc:601", FALSE, bfd_powerpc_archs + 7),
|
|
N (64, bfd_mach_ppc_620, "powerpc:620", FALSE, bfd_powerpc_archs + 8),
|
|
N (64, bfd_mach_ppc_630, "powerpc:630", FALSE, bfd_powerpc_archs + 9),
|
|
N (64, bfd_mach_ppc_a35, "powerpc:a35", FALSE, bfd_powerpc_archs + 10),
|
|
N (64, bfd_mach_ppc_rs64ii, "powerpc:rs64ii", FALSE, bfd_powerpc_archs + 11),
|
|
N (64, bfd_mach_ppc_rs64iii, "powerpc:rs64iii", FALSE, bfd_powerpc_archs + 12),
|
|
N (32, bfd_mach_ppc_7400, "powerpc:7400", FALSE, bfd_powerpc_archs + 13),
|
|
N (32, bfd_mach_ppc_e500, "powerpc:e500", FALSE, bfd_powerpc_archs + 14),
|
|
N (32, bfd_mach_ppc_e500mc, "powerpc:e500mc", FALSE, bfd_powerpc_archs + 15),
|
|
N (64, bfd_mach_ppc_e500mc64, "powerpc:e500mc64",FALSE, bfd_powerpc_archs + 16),
|
|
N (32, bfd_mach_ppc_860, "powerpc:MPC8XX", FALSE, bfd_powerpc_archs + 17),
|
|
N (32, bfd_mach_ppc_750, "powerpc:750", FALSE, bfd_powerpc_archs + 18),
|
|
N (32, bfd_mach_ppc_titan, "powerpc:titan", FALSE, bfd_powerpc_archs + 19),
|
|
|
|
{
|
|
16, /* Bits in a word. */
|
|
32, /* Bits in an address. */
|
|
8, /* Bits in a byte. */
|
|
bfd_arch_powerpc,
|
|
bfd_mach_ppc_vle,
|
|
"powerpc",
|
|
"powerpc:vle",
|
|
3,
|
|
FALSE, /* Not the default. */
|
|
powerpc_compatible,
|
|
bfd_default_scan,
|
|
bfd_arch_default_fill,
|
|
bfd_powerpc_archs + 20,
|
|
0 /* Maximum offset of a reloc from the start of an insn. */
|
|
},
|
|
|
|
N (64, bfd_mach_ppc_e5500, "powerpc:e5500", FALSE, bfd_powerpc_archs + 21),
|
|
N (64, bfd_mach_ppc_e6500, "powerpc:e6500", FALSE, NULL)
|
|
};
|