mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-29 04:03:33 +08:00
33430bd0ae
* xtensa-config.h (XCHAL_HAVE_MUL16, XCHAL_HAVE_MUL32, XCHAL_HAVE_DIV32) (XCHAL_HAVE_MINMAX, XCHAL_HAVE_SEXT, XCHAL_HAVE_THREADPTR) (XCHAL_HAVE_RELEASE_SYNC, XCHAL_HAVE_S32C1I): Change to 1. (XCHAL_NUM_AREGS): Change to 32. (XCHAL_ICACHE_SIZE, XCHAL_DCACHE_SIZE): Change to 16K. (XCHAL_ICACHE_LINESIZE, XCHAL_DCACHE_LINESIZE): Change to 32. (XCHAL_ICACHE_LINEWIDTH, XCHAL_DCACHE_LINEWIDTH): Change to 5. (XCHAL_DCACHE_IS_WRITEBACK): Change to 1. (XCHAL_DEBUGLEVEL): Change to 6. bfd/ * xtensa-modules.c (sysregs): Add MMID, VECBASE, EPC5, EPC6, EPC7, EXCSAVE5, EXCSAVE6, EXCSAVE7, EPS5, EPS6, EPS7, CPENABLE, SCOMPARE1, and THREADPTR registers. (NUM_SYSREGS, MAX_USER_REG): Update. (states): Change width of INTERRUPT, WindowBase, WindowStart, and INTENABLE. Add VECBASE, EPC5, EPC6, EPC7, EXCSAVE5, EXCSAVE6, EXCSAVE7, EPS6, EPS6, EPS7, THREADPTR, CPENABLE, and SCOMPARE1 states. (NUM_STATES): Update. (enum xtensa_state_id): Add entries for new states. (enum xtensa_field_id): Add entries for xt_wbr15_imm and xt_wbr18_imm fields, along with functions to extract and set them. (regfiles): Change number of AR registers to 32. (Operand_ar0_encode, Operand_ar4_encode, Operand_ar8_encode, Operand_ar12_encode, Operand_ars_entry_encode): Update register mask. (operands): Add entries for tp7, xt_wbr15_label, xt_wbr18_label, xt_wbr15_imm, and xt_wbr18_imm operands, along with functions to encode and decode them. (enum xtensa_operand_id): Add entries for new operands. (Iclass_xt_iclass_rfi_stateArgs): Add EPC5, EPC6, EPC7, EPS5, EPS6, and EPC7 states. (Iclass_xt_iclass_rfdo_stateArgs): Replace EPC4 and EPS4 by EPC6 and EPS6, respectively. (iclasses): Add entries for rur_threadptr, wur_threadptr, xt_iclass_wsr_176, xt_iclass_rsr_epc5, xt_iclass_wsr_epc5, xt_iclass_xsr_epc5, xt_iclass_rsr_excsave5, xt_iclass_wsr_excsave5, xt_iclass_xsr_excsave5, xt_iclass_rsr_epc6, xt_iclass_wsr_epc6, xt_iclass_xsr_epc6, xt_iclass_rsr_excsave6, xt_iclass_wsr_excsave6, xt_iclass_xsr_excsave6, xt_iclass_rsr_epc7, xt_iclass_wsr_epc7, xt_iclass_xsr_epc7, xt_iclass_rsr_excsave7, xt_iclass_wsr_excsave7, xt_iclass_xsr_excsave7, xt_iclass_rsr_eps5, xt_iclass_wsr_eps5, xt_iclass_xsr_eps5, xt_iclass_rsr_eps6, xt_iclass_wsr_eps6, xt_iclass_xsr_eps6, xt_iclass_rsr_eps7, xt_iclass_wsr_eps7, xt_iclass_xsr_eps7, xt_iclass_rsr_vecbase, xt_iclass_wsr_vecbase, xt_iclass_xsr_vecbase, xt_iclass_mul16, xt_iclass_wsr_mmid, xt_iclass_icache_lock, xt_iclass_dcache_lock, xt_iclass_rsr_cpenable, xt_iclass_wsr_cpenable, xt_iclass_xsr_cpenable, xt_iclass_clamp, xt_iclass_minmax, xt_iclass_sx, xt_iclass_l32ai, xt_iclass_s32ri, xt_iclass_s32c1i, xt_iclass_rsr_scompare1, xt_iclass_wsr_scompare1, xt_iclass_xsr_scompare1, xt_iclass_div, and xt_iclass_mul32, along with corresponding argument and state argument arrays. Change number of state arguments for xt_iclass_rfi. Add arguments for xt_iclass_rfdo. (enum xtensa_iclass_id): Add entries for new iclasses. (opcodes): Add entries for RUR_THREADPTR, WUR_THREADPTR, WSR_176, RSR_EPC5, WSR_EPC5, XSR_EPC5, RSR_EXCSAVE5, WSR_EXCSAVE5, XSR_EXCSAVE5, RSR_EPC6, WSR_EPC6, XSR_EPC6, RSR_EXCSAVE6, WSR_EXCSAVE6, XSR_EXCSAVE6, RSR_EPC7, WSR_EPC7, XSR_EPC7, RSR_EXCSAVE7, WSR_EXCSAVE7, XSR_EXCSAVE7, RSR_EPS5, WSR_EPS5, XSR_EPS5, RSR_EPS6, WSR_EPS6, XSR_EPS6, RSR_EPS7, WSR_EPS7, XSR_EPS7, RSR_VECBASE, WSR_VECBASE, XSR_VECBASE, MUL16U, MUL16S, WSR_MMID, IPFL, IHU, IIU, DPFL, DHU, DIU, RSR_CPENABLE, WSR_CPENABLE, XSR_CPENABLE, CLAMPS, MIN, MAX, MINU, MAXU, SEXT, L32AI, S32RI, S32C1I, RSR_SCOMPARE1, WSR_SCOMPARE1, XSR_SCOMPARE1, QUOU, QUOS, REMU, REMS, and MULL opcodes, along with the corresponding functions to encode them. (enum xtensa_opcode_id): Add entries for new opcodes. (Slot_inst_decode): Handle new opcodes. (Slot_inst_get_field_fns, Slot_inst_set_field_fns): Add entries for xt_wbr15_imm and xt_wbr18_imm fields. (Slot_inst16a_get_field_fns, Slot_inst16a_set_field_fns): Likewise. (Slot_inst16b_get_field_fns, Slot_inst16b_set_field_fns): Likewise. (xtensa_modules): Update number of fields, operands, iclasses and opcodes.
173 lines
3.9 KiB
C
173 lines
3.9 KiB
C
/* Xtensa configuration settings.
|
|
Copyright (C) 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008
|
|
Free Software Foundation, Inc.
|
|
Contributed by Bob Wilson (bwilson@tensilica.com) at Tensilica.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 2, or (at your option)
|
|
any later version.
|
|
|
|
This program is distributed in the hope that it will be useful, but
|
|
WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
|
|
|
|
#ifndef XTENSA_CONFIG_H
|
|
#define XTENSA_CONFIG_H
|
|
|
|
/* The macros defined here match those with the same names in the Xtensa
|
|
compile-time HAL (Hardware Abstraction Layer). Please refer to the
|
|
Xtensa System Software Reference Manual for documentation of these
|
|
macros. */
|
|
|
|
#undef XCHAL_HAVE_BE
|
|
#define XCHAL_HAVE_BE 1
|
|
|
|
#undef XCHAL_HAVE_DENSITY
|
|
#define XCHAL_HAVE_DENSITY 1
|
|
|
|
#undef XCHAL_HAVE_CONST16
|
|
#define XCHAL_HAVE_CONST16 0
|
|
|
|
#undef XCHAL_HAVE_ABS
|
|
#define XCHAL_HAVE_ABS 1
|
|
|
|
#undef XCHAL_HAVE_ADDX
|
|
#define XCHAL_HAVE_ADDX 1
|
|
|
|
#undef XCHAL_HAVE_L32R
|
|
#define XCHAL_HAVE_L32R 1
|
|
|
|
#undef XSHAL_USE_ABSOLUTE_LITERALS
|
|
#define XSHAL_USE_ABSOLUTE_LITERALS 0
|
|
|
|
#undef XCHAL_HAVE_MAC16
|
|
#define XCHAL_HAVE_MAC16 0
|
|
|
|
#undef XCHAL_HAVE_MUL16
|
|
#define XCHAL_HAVE_MUL16 1
|
|
|
|
#undef XCHAL_HAVE_MUL32
|
|
#define XCHAL_HAVE_MUL32 1
|
|
|
|
#undef XCHAL_HAVE_MUL32_HIGH
|
|
#define XCHAL_HAVE_MUL32_HIGH 0
|
|
|
|
#undef XCHAL_HAVE_DIV32
|
|
#define XCHAL_HAVE_DIV32 1
|
|
|
|
#undef XCHAL_HAVE_NSA
|
|
#define XCHAL_HAVE_NSA 1
|
|
|
|
#undef XCHAL_HAVE_MINMAX
|
|
#define XCHAL_HAVE_MINMAX 1
|
|
|
|
#undef XCHAL_HAVE_SEXT
|
|
#define XCHAL_HAVE_SEXT 1
|
|
|
|
#undef XCHAL_HAVE_LOOPS
|
|
#define XCHAL_HAVE_LOOPS 1
|
|
|
|
#undef XCHAL_HAVE_THREADPTR
|
|
#define XCHAL_HAVE_THREADPTR 1
|
|
|
|
#undef XCHAL_HAVE_RELEASE_SYNC
|
|
#define XCHAL_HAVE_RELEASE_SYNC 1
|
|
|
|
#undef XCHAL_HAVE_S32C1I
|
|
#define XCHAL_HAVE_S32C1I 1
|
|
|
|
#undef XCHAL_HAVE_BOOLEANS
|
|
#define XCHAL_HAVE_BOOLEANS 0
|
|
|
|
#undef XCHAL_HAVE_FP
|
|
#define XCHAL_HAVE_FP 0
|
|
|
|
#undef XCHAL_HAVE_FP_DIV
|
|
#define XCHAL_HAVE_FP_DIV 0
|
|
|
|
#undef XCHAL_HAVE_FP_RECIP
|
|
#define XCHAL_HAVE_FP_RECIP 0
|
|
|
|
#undef XCHAL_HAVE_FP_SQRT
|
|
#define XCHAL_HAVE_FP_SQRT 0
|
|
|
|
#undef XCHAL_HAVE_FP_RSQRT
|
|
#define XCHAL_HAVE_FP_RSQRT 0
|
|
|
|
#undef XCHAL_HAVE_WINDOWED
|
|
#define XCHAL_HAVE_WINDOWED 1
|
|
|
|
#undef XCHAL_NUM_AREGS
|
|
#define XCHAL_NUM_AREGS 32
|
|
|
|
#undef XCHAL_HAVE_WIDE_BRANCHES
|
|
#define XCHAL_HAVE_WIDE_BRANCHES 0
|
|
|
|
#undef XCHAL_HAVE_PREDICTED_BRANCHES
|
|
#define XCHAL_HAVE_PREDICTED_BRANCHES 0
|
|
|
|
|
|
#undef XCHAL_ICACHE_SIZE
|
|
#define XCHAL_ICACHE_SIZE 16384
|
|
|
|
#undef XCHAL_DCACHE_SIZE
|
|
#define XCHAL_DCACHE_SIZE 16384
|
|
|
|
#undef XCHAL_ICACHE_LINESIZE
|
|
#define XCHAL_ICACHE_LINESIZE 32
|
|
|
|
#undef XCHAL_DCACHE_LINESIZE
|
|
#define XCHAL_DCACHE_LINESIZE 32
|
|
|
|
#undef XCHAL_ICACHE_LINEWIDTH
|
|
#define XCHAL_ICACHE_LINEWIDTH 5
|
|
|
|
#undef XCHAL_DCACHE_LINEWIDTH
|
|
#define XCHAL_DCACHE_LINEWIDTH 5
|
|
|
|
#undef XCHAL_DCACHE_IS_WRITEBACK
|
|
#define XCHAL_DCACHE_IS_WRITEBACK 1
|
|
|
|
|
|
#undef XCHAL_HAVE_MMU
|
|
#define XCHAL_HAVE_MMU 1
|
|
|
|
#undef XCHAL_MMU_MIN_PTE_PAGE_SIZE
|
|
#define XCHAL_MMU_MIN_PTE_PAGE_SIZE 12
|
|
|
|
|
|
#undef XCHAL_HAVE_DEBUG
|
|
#define XCHAL_HAVE_DEBUG 1
|
|
|
|
#undef XCHAL_NUM_IBREAK
|
|
#define XCHAL_NUM_IBREAK 2
|
|
|
|
#undef XCHAL_NUM_DBREAK
|
|
#define XCHAL_NUM_DBREAK 2
|
|
|
|
#undef XCHAL_DEBUGLEVEL
|
|
#define XCHAL_DEBUGLEVEL 6
|
|
|
|
|
|
#undef XCHAL_MAX_INSTRUCTION_SIZE
|
|
#define XCHAL_MAX_INSTRUCTION_SIZE 3
|
|
|
|
#undef XCHAL_INST_FETCH_WIDTH
|
|
#define XCHAL_INST_FETCH_WIDTH 4
|
|
|
|
|
|
#undef XSHAL_ABI
|
|
#undef XTHAL_ABI_WINDOWED
|
|
#undef XTHAL_ABI_CALL0
|
|
#define XSHAL_ABI XTHAL_ABI_WINDOWED
|
|
#define XTHAL_ABI_WINDOWED 0
|
|
#define XTHAL_ABI_CALL0 1
|
|
|
|
#endif /* !XTENSA_CONFIG_H */
|