mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-18 23:03:29 +08:00
bb7eff5206
SVE defines new names for existing NZCV conditions, to reflect the
result of instructions like PTEST. This patch adds support for these
names.
The patch also adds comments to the disassembly output to show the
alternative names of a condition code. For example:
cinv x0, x1, cc
becomes:
cinv x0, x1, cc // cc = lo, ul, last
and:
b.cc f0 <...>
becomes:
b.cc f0 <...> // b.lo, b.ul, b.last
Doing this for the SVE names follows the practice recommended by the
SVE specification and is definitely useful when reading SVE code.
If the feeling is that it's too distracting elsewhere, we could add
an option to turn it off.
include/
* opcode/aarch64.h (aarch64_cond): Bump array size to 4.
opcodes/
* aarch64-dis.c (remove_dot_suffix): New function, split out from...
(print_mnemonic_name): ...here.
(print_comment): New function.
(print_aarch64_insn): Call it.
* aarch64-opc.c (aarch64_conds): Add SVE names.
(aarch64_print_operand): Print alternative condition names in
a comment.
gas/
* config/tc-aarch64.c (opcode_lookup): Search for the end of
a condition name, rather than assuming that it will have exactly
2 characters.
(parse_operands): Likewise.
* testsuite/gas/aarch64/alias.d: Add new condition-code comments
to the expected output.
* testsuite/gas/aarch64/beq_1.d: Likewise.
* testsuite/gas/aarch64/float-fp16.d: Likewise.
* testsuite/gas/aarch64/int-insns.d: Likewise.
* testsuite/gas/aarch64/no-aliases.d: Likewise.
* testsuite/gas/aarch64/programmer-friendly.d: Likewise.
* testsuite/gas/aarch64/reloc-insn.d: Likewise.
* testsuite/gas/aarch64/b_c_1.d, testsuite/gas/aarch64/b_c_1.s:
New test.
ld/
* testsuite/ld-aarch64/emit-relocs-280.d: Match branch comments.
* testsuite/ld-aarch64/weak-undefined.d: Likewise.
19 lines
773 B
Makefile
19 lines
773 B
Makefile
#source: weak-undefined.s
|
|
#ld: -Ttext 0xF0000000 -T relocs.ld -e0 --emit-relocs
|
|
#objdump: -d
|
|
#...
|
|
+f0000000: 54000001 b\.ne f0000000 <main> // .*
|
|
+f0000004: 54000000 b\.eq f0000004 <main\+0x4> // .*
|
|
+f0000008: 54000002 b\.cs f0000008 <main\+0x8> // .*
|
|
+f000000c: 54000003 b\.cc f000000c <main\+0xc> // .*
|
|
+f0000010: 5400000c b\.gt f0000010 <main\+0x10>
|
|
+f0000014: 5400000a b\.ge f0000014 <main\+0x14> // .*
|
|
+f0000018: 5400000b b\.lt f0000018 <main\+0x18> // .*
|
|
+f000001c: 5400000d b\.le f000001c <main\+0x1c>
|
|
+f0000020: d503201f nop
|
|
+f0000024: d503201f nop
|
|
+f0000028: 58000000 ldr x0, f0000028 <main\+0x28>
|
|
+f000002c: 10000000 adr x0, f000002c <main\+0x2c>
|
|
+f0000030: 90000000 adrp x0, f0000000 <main>
|
|
+f0000034: 91000000 add x0, x0, #0x0
|