mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-11-25 11:04:18 +08:00
e395f487b3
Since not all vector lengths are supported by scatter/gather prefetch instructions, decode them only with supported vector lengths. gas/ PR binutils/24719 * testsuite/gas/i386/disassem.s: Add test for vgatherpf0dps with invalid vector length. * testsuite/gas/i386/x86-64-disassem.s: Likewise. * testsuite/gas/i386/disassem.d: Updated. * testsuite/gas/i386/x86-64-disassem.d: Likewise. opcodes/ PR binutils/24719 * i386-dis-evex-len.h: Add EVEX_LEN_0F38C6_REG_1_PREFIX_2, EVEX_LEN_0F38C6_REG_2_PREFIX_2, EVEX_LEN_0F38C6_REG_5_PREFIX_2, EVEX_LEN_0F38C6_REG_6_PREFIX_2, EVEX_LEN_0F38C7_R_1_P_2_W_0, EVEX_LEN_0F38C7_R_1_P_2_W_1, EVEX_LEN_0F38C7_R_2_P_2_W_0, EVEX_LEN_0F38C7_R_2_P_2_W_1, EVEX_LEN_0F38C7_R_5_P_2_W_0, EVEX_LEN_0F38C7_R_5_P_2_W_1, EVEX_LEN_0F38C7_R_6_P_2_W_0 and EVEX_LEN_0F38C7_R_6_P_2_W_1. * i386-dis-evex-prefix.h: Update PREFIX_EVEX_0F38C6_REG_1, PREFIX_EVEX_0F38C6_REG_2, PREFIX_EVEX_0F38C6_REG_5 and PREFIX_EVEX_0F38C6_REG_6 entries. * i386-dis-evex-w.h: Update EVEX_W_0F38C7_R_1_P_2, EVEX_W_0F38C7_R_2_P_2, EVEX_W_0F38C7_R_5_P_2 and EVEX_W_0F38C7_R_6_P_2 entries. * i386-dis.c: Add EVEX_LEN_0F38C6_REG_1_PREFIX_2, EVEX_LEN_0F38C6_REG_2_PREFIX_2, EVEX_LEN_0F38C6_REG_5_PREFIX_2, EVEX_LEN_0F38C6_REG_6_PREFIX_2, EVEX_LEN_0F38C7_R_1_P_2_W_0, EVEX_LEN_0F38C7_R_1_P_2_W_1, EVEX_LEN_0F38C7_R_2_P_2_W_0, EVEX_LEN_0F38C7_R_2_P_2_W_1, EVEX_LEN_0F38C7_R_5_P_2_W_0, EVEX_LEN_0F38C7_R_5_P_2_W_1, EVEX_LEN_0F38C7_R_6_P_2_W_0 and EVEX_LEN_0F38C7_R_6_P_2_W_1 enums.
316 lines
6.3 KiB
C
316 lines
6.3 KiB
C
static const struct dis386 evex_len_table[][3] = {
|
|
/* EVEX_LEN_0F6E_P_2 */
|
|
{
|
|
{ "vmovK", { XMScalar, Edq }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F7E_P_1 */
|
|
{
|
|
{ VEX_W_TABLE (EVEX_W_0F7E_P_1) },
|
|
},
|
|
|
|
/* EVEX_LEN_0F7E_P_2 */
|
|
{
|
|
{ "vmovK", { Edq, XMScalar }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0FD6_P_2 */
|
|
{
|
|
{ VEX_W_TABLE (EVEX_W_0FD6_P_2) },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3819_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vbroadcastf32x2", { XM, EXxmm_mq }, 0 },
|
|
{ "vbroadcastf32x2", { XM, EXxmm_mq }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3819_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vbroadcastsd", { XM, EXxmm_mq }, 0 },
|
|
{ "vbroadcastsd", { XM, EXxmm_mq }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F381A_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vbroadcastf32x4", { XM, EXxmm }, 0 },
|
|
{ "vbroadcastf32x4", { XM, EXxmm }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F381A_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vbroadcastf64x2", { XM, EXxmm }, 0 },
|
|
{ "vbroadcastf64x2", { XM, EXxmm }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F381B_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vbroadcastf32x8", { XM, EXxmmq }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F381B_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vbroadcastf64x4", { XM, EXymm }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F385A_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vbroadcasti32x4", { XM, EXxmm }, 0 },
|
|
{ "vbroadcasti32x4", { XM, EXxmm }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F385A_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vbroadcasti64x2", { XM, EXxmm }, 0 },
|
|
{ "vbroadcasti64x2", { XM, EXxmm }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F385B_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vbroadcasti32x8", { XM, EXxmmq }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F385B_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vbroadcasti64x4", { XM, EXymm }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F38C6_REG_1_PREFIX_2 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vgatherpf0dp%XW", { MVexVSIBDWpX }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F38C6_REG_2_PREFIX_2 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vgatherpf1dp%XW", { MVexVSIBDWpX }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F38C6_REG_5_PREFIX_2 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vscatterpf0dp%XW", { MVexVSIBDWpX }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F38C6_REG_6_PREFIX_2 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vscatterpf1dp%XW", { MVexVSIBDWpX }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F38C7_R_1_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vgatherpf0qps", { MVexVSIBDQWpX }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F38C7_R_1_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vgatherpf0qpd", { MVexVSIBQWpX }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F38C7_R_2_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vgatherpf1qps", { MVexVSIBDQWpX }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F38C7_R_2_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vgatherpf1qpd", { MVexVSIBQWpX }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F38C7_R_5_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vscatterpf0qps", { MVexVSIBDQWpX }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F38C7_R_5_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vscatterpf0qpd", { MVexVSIBQWpX }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F38C7_R_6_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vscatterpf1qps", { MVexVSIBDQWpX }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F38C7_R_6_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vscatterpf1qpd", { MVexVSIBQWpX }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A18_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vinsertf32x4", { XM, Vex, EXxmm, Ib }, 0 },
|
|
{ "vinsertf32x4", { XM, Vex, EXxmm, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A18_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vinsertf64x2", { XM, Vex, EXxmm, Ib }, 0 },
|
|
{ "vinsertf64x2", { XM, Vex, EXxmm, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A19_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vextractf32x4", { EXxmm, XM, Ib }, 0 },
|
|
{ "vextractf32x4", { EXxmm, XM, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A19_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vextractf64x2", { EXxmm, XM, Ib }, 0 },
|
|
{ "vextractf64x2", { EXxmm, XM, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A1A_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vinsertf32x8", { XM, Vex, EXxmmq, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A1A_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vinsertf64x4", { XM, Vex, EXxmmq, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A1B_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vextractf32x8", { EXxmmq, XM, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A1B_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ Bad_Opcode },
|
|
{ "vextractf64x4", { EXxmmq, XM, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A23_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vshuff32x4", { XM, Vex, EXx, Ib }, 0 },
|
|
{ "vshuff32x4", { XM, Vex, EXx, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A23_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vshuff64x2", { XM, Vex, EXx, Ib }, 0 },
|
|
{ "vshuff64x2", { XM, Vex, EXx, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A38_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vinserti32x4", { XM, Vex, EXxmm, Ib }, 0 },
|
|
{ "vinserti32x4", { XM, Vex, EXxmm, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A38_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vinserti64x2", { XM, Vex, EXxmm, Ib }, 0 },
|
|
{ "vinserti64x2", { XM, Vex, EXxmm, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A39_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vextracti32x4", { EXxmm, XM, Ib }, 0 },
|
|
{ "vextracti32x4", { EXxmm, XM, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A39_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vextracti64x2", { EXxmm, XM, Ib }, 0 },
|
|
{ "vextracti64x2", { EXxmm, XM, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A3A_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vinserti32x8", { XM, Vex, EXxmmq, Ib }, 0 },
|
|
{ "vinserti32x8", { XM, Vex, EXxmmq, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A3A_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vinserti64x4", { XM, Vex, EXxmmq, Ib }, 0 },
|
|
{ "vinserti64x4", { XM, Vex, EXxmmq, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A3B_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vextracti32x8", { EXxmmq, XM, Ib }, 0 },
|
|
{ "vextracti32x8", { EXxmmq, XM, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A3B_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vextracti64x4", { EXxmmq, XM, Ib }, 0 },
|
|
{ "vextracti64x4", { EXxmmq, XM, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A43_P_2_W_0 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vshufi32x4", { XM, Vex, EXx, Ib }, 0 },
|
|
{ "vshufi32x4", { XM, Vex, EXx, Ib }, 0 },
|
|
},
|
|
|
|
/* EVEX_LEN_0F3A43_P_2_W_1 */
|
|
{
|
|
{ Bad_Opcode },
|
|
{ "vshufi64x2", { XM, Vex, EXx, Ib }, 0 },
|
|
{ "vshufi64x2", { XM, Vex, EXx, Ib }, 0 },
|
|
},
|
|
};
|