mirrors/binutils-gdb
0
0
Fork 0
mirror of https://sourceware.org/git/binutils-gdb.git synced 2024-12-01 14:03:56 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity
190659a22d
binutils-gdb/sim/m32r/decodex.c
Doug Evans 02310b01ca * sim-main.h: #include symcat.h. 
* m32r-sim.h (BRANCH_NEW_PC): Delete current_cpu arg.
	(NEW_PC_{BASE,SKIP,2,4,BRANCH_P}): New macros.
	* cpu.[ch],decode.[ch],extract.c,model.c: Regenerate.
	* sem.c,sem-switch.c: Regenerate.
	* m32r-sim.h (SEM_NEXT_PC): Modify to handle parallel exec.
	* mloopx.in: Rewrite.
	* cpux.[ch],decodex.[ch],readx.c,semx.c: Regenerate.
1998-02-23 21:36:15 +00:00

676 lines
37 KiB
C
Raw Blame History

/* Simulator instruction decoder for m32r.
This file is machine generated with CGEN.
Copyright (C) 1996, 1997, 1998 Free Software Foundation, Inc.
This file is part of the GNU Simulators.
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2, or (at your option)
any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License along
with this program; if not, write to the Free Software Foundation, Inc.,
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
*/
#define WANT_CPU
#define WANT_CPU_M32RX
#include "sim-main.h"
#include "cpu-sim.h"
#include "cpu-opc.h"
/* FIXME: wip, may eventually only want one form so this would then go
away. However, in the mean time, having both keeps a stable version
around while the cache version is being developed.
It may still be useful to allow two versions to exist though. */
#if WITH_SCACHE
#define EX(fn) CONCAT3 (m32rx,_ex_,fn)
#else
#define EX(fn) 0
#endif
#ifdef HAVE_PARALLEL_EXEC
#ifdef __GNUC__
#define READ(n) 0
#else
#define READ(n) CONCAT3 (READ,_,n)
#endif
#endif
/* FIXME: Need to review choices for the following. */
#if WITH_SEM_SWITCH_FULL
#define FULL(fn) 0
#else
#define FULL(fn) CONCAT3 (m32rx,_sem_,fn)
#endif
#if WITH_FAST
#if WITH_SEM_SWITCH_FAST
#define FAST(fn) 0
#else
#define FAST(fn) CONCAT3 (m32rx,_semf_,fn) /* f for fast */
#endif
#else
#define FAST(fn) 0
#endif
/*#define DECODE M32RX_DECODE*/
/* The decode_illegal case is currently non-static and the generator doesn't
prepend m32rx_, so simplify things by handling it here. */
#define decode_illegal m32rx_decode_illegal
#define ITAB(n) m32r_cgen_insn_table_entries[n]
static DECODE decode_add = { M32R_INSN_ADD, & ITAB (M32R_INSN_ADD), EX (fmt_0_add), READ (FMT_0_ADD), FULL (add), FAST (add) };
static DECODE decode_add3 = { M32R_INSN_ADD3, & ITAB (M32R_INSN_ADD3), EX (fmt_1_add3), READ (FMT_1_ADD3), FULL (add3), FAST (add3) };
static DECODE decode_and = { M32R_INSN_AND, & ITAB (M32R_INSN_AND), EX (fmt_0_add), READ (FMT_0_ADD), FULL (and), FAST (and) };
static DECODE decode_and3 = { M32R_INSN_AND3, & ITAB (M32R_INSN_AND3), EX (fmt_2_and3), READ (FMT_2_AND3), FULL (and3), FAST (and3) };
static DECODE decode_or = { M32R_INSN_OR, & ITAB (M32R_INSN_OR), EX (fmt_0_add), READ (FMT_0_ADD), FULL (or), FAST (or) };
static DECODE decode_or3 = { M32R_INSN_OR3, & ITAB (M32R_INSN_OR3), EX (fmt_3_or3), READ (FMT_3_OR3), FULL (or3), FAST (or3) };
static DECODE decode_xor = { M32R_INSN_XOR, & ITAB (M32R_INSN_XOR), EX (fmt_0_add), READ (FMT_0_ADD), FULL (xor), FAST (xor) };
static DECODE decode_xor3 = { M32R_INSN_XOR3, & ITAB (M32R_INSN_XOR3), EX (fmt_2_and3), READ (FMT_2_AND3), FULL (xor3), FAST (xor3) };
static DECODE decode_addi = { M32R_INSN_ADDI, & ITAB (M32R_INSN_ADDI), EX (fmt_4_addi), READ (FMT_4_ADDI), FULL (addi), FAST (addi) };
static DECODE decode_addv = { M32R_INSN_ADDV, & ITAB (M32R_INSN_ADDV), EX (fmt_5_addv), READ (FMT_5_ADDV), FULL (addv), FAST (addv) };
static DECODE decode_addv3 = { M32R_INSN_ADDV3, & ITAB (M32R_INSN_ADDV3), EX (fmt_6_addv3), READ (FMT_6_ADDV3), FULL (addv3), FAST (addv3) };
static DECODE decode_addx = { M32R_INSN_ADDX, & ITAB (M32R_INSN_ADDX), EX (fmt_7_addx), READ (FMT_7_ADDX), FULL (addx), FAST (addx) };
static DECODE decode_bc8 = { M32R_INSN_BC8, & ITAB (M32R_INSN_BC8), EX (fmt_8_bc8), READ (FMT_8_BC8), FULL (bc8), FAST (bc8) };
static DECODE decode_bc24 = { M32R_INSN_BC24, & ITAB (M32R_INSN_BC24), EX (fmt_9_bc24), READ (FMT_9_BC24), FULL (bc24), FAST (bc24) };
static DECODE decode_beq = { M32R_INSN_BEQ, & ITAB (M32R_INSN_BEQ), EX (fmt_10_beq), READ (FMT_10_BEQ), FULL (beq), FAST (beq) };
static DECODE decode_beqz = { M32R_INSN_BEQZ, & ITAB (M32R_INSN_BEQZ), EX (fmt_11_beqz), READ (FMT_11_BEQZ), FULL (beqz), FAST (beqz) };
static DECODE decode_bgez = { M32R_INSN_BGEZ, & ITAB (M32R_INSN_BGEZ), EX (fmt_11_beqz), READ (FMT_11_BEQZ), FULL (bgez), FAST (bgez) };
static DECODE decode_bgtz = { M32R_INSN_BGTZ, & ITAB (M32R_INSN_BGTZ), EX (fmt_11_beqz), READ (FMT_11_BEQZ), FULL (bgtz), FAST (bgtz) };
static DECODE decode_blez = { M32R_INSN_BLEZ, & ITAB (M32R_INSN_BLEZ), EX (fmt_11_beqz), READ (FMT_11_BEQZ), FULL (blez), FAST (blez) };
static DECODE decode_bltz = { M32R_INSN_BLTZ, & ITAB (M32R_INSN_BLTZ), EX (fmt_11_beqz), READ (FMT_11_BEQZ), FULL (bltz), FAST (bltz) };
static DECODE decode_bnez = { M32R_INSN_BNEZ, & ITAB (M32R_INSN_BNEZ), EX (fmt_11_beqz), READ (FMT_11_BEQZ), FULL (bnez), FAST (bnez) };
static DECODE decode_bl8 = { M32R_INSN_BL8, & ITAB (M32R_INSN_BL8), EX (fmt_12_bl8), READ (FMT_12_BL8), FULL (bl8), FAST (bl8) };
static DECODE decode_bl24 = { M32R_INSN_BL24, & ITAB (M32R_INSN_BL24), EX (fmt_13_bl24), READ (FMT_13_BL24), FULL (bl24), FAST (bl24) };
static DECODE decode_bcl8 = { M32R_INSN_BCL8, & ITAB (M32R_INSN_BCL8), EX (fmt_14_bcl8), READ (FMT_14_BCL8), FULL (bcl8), FAST (bcl8) };
static DECODE decode_bcl24 = { M32R_INSN_BCL24, & ITAB (M32R_INSN_BCL24), EX (fmt_15_bcl24), READ (FMT_15_BCL24), FULL (bcl24), FAST (bcl24) };
static DECODE decode_bnc8 = { M32R_INSN_BNC8, & ITAB (M32R_INSN_BNC8), EX (fmt_8_bc8), READ (FMT_8_BC8), FULL (bnc8), FAST (bnc8) };
static DECODE decode_bnc24 = { M32R_INSN_BNC24, & ITAB (M32R_INSN_BNC24), EX (fmt_9_bc24), READ (FMT_9_BC24), FULL (bnc24), FAST (bnc24) };
static DECODE decode_bne = { M32R_INSN_BNE, & ITAB (M32R_INSN_BNE), EX (fmt_10_beq), READ (FMT_10_BEQ), FULL (bne), FAST (bne) };
static DECODE decode_bra8 = { M32R_INSN_BRA8, & ITAB (M32R_INSN_BRA8), EX (fmt_16_bra8), READ (FMT_16_BRA8), FULL (bra8), FAST (bra8) };
static DECODE decode_bra24 = { M32R_INSN_BRA24, & ITAB (M32R_INSN_BRA24), EX (fmt_17_bra24), READ (FMT_17_BRA24), FULL (bra24), FAST (bra24) };
static DECODE decode_bncl8 = { M32R_INSN_BNCL8, & ITAB (M32R_INSN_BNCL8), EX (fmt_14_bcl8), READ (FMT_14_BCL8), FULL (bncl8), FAST (bncl8) };
static DECODE decode_bncl24 = { M32R_INSN_BNCL24, & ITAB (M32R_INSN_BNCL24), EX (fmt_15_bcl24), READ (FMT_15_BCL24), FULL (bncl24), FAST (bncl24) };
static DECODE decode_cmp = { M32R_INSN_CMP, & ITAB (M32R_INSN_CMP), EX (fmt_18_cmp), READ (FMT_18_CMP), FULL (cmp), FAST (cmp) };
static DECODE decode_cmpi = { M32R_INSN_CMPI, & ITAB (M32R_INSN_CMPI), EX (fmt_19_cmpi), READ (FMT_19_CMPI), FULL (cmpi), FAST (cmpi) };
static DECODE decode_cmpu = { M32R_INSN_CMPU, & ITAB (M32R_INSN_CMPU), EX (fmt_18_cmp), READ (FMT_18_CMP), FULL (cmpu), FAST (cmpu) };
static DECODE decode_cmpui = { M32R_INSN_CMPUI, & ITAB (M32R_INSN_CMPUI), EX (fmt_20_cmpui), READ (FMT_20_CMPUI), FULL (cmpui), FAST (cmpui) };
static DECODE decode_cmpeq = { M32R_INSN_CMPEQ, & ITAB (M32R_INSN_CMPEQ), EX (fmt_18_cmp), READ (FMT_18_CMP), FULL (cmpeq), FAST (cmpeq) };
static DECODE decode_cmpz = { M32R_INSN_CMPZ, & ITAB (M32R_INSN_CMPZ), EX (fmt_21_cmpz), READ (FMT_21_CMPZ), FULL (cmpz), FAST (cmpz) };
static DECODE decode_div = { M32R_INSN_DIV, & ITAB (M32R_INSN_DIV), EX (fmt_22_div), READ (FMT_22_DIV), FULL (div), FAST (div) };
static DECODE decode_divu = { M32R_INSN_DIVU, & ITAB (M32R_INSN_DIVU), EX (fmt_22_div), READ (FMT_22_DIV), FULL (divu), FAST (divu) };
static DECODE decode_rem = { M32R_INSN_REM, & ITAB (M32R_INSN_REM), EX (fmt_22_div), READ (FMT_22_DIV), FULL (rem), FAST (rem) };
static DECODE decode_remu = { M32R_INSN_REMU, & ITAB (M32R_INSN_REMU), EX (fmt_22_div), READ (FMT_22_DIV), FULL (remu), FAST (remu) };
static DECODE decode_divh = { M32R_INSN_DIVH, & ITAB (M32R_INSN_DIVH), EX (fmt_22_div), READ (FMT_22_DIV), FULL (divh), FAST (divh) };
static DECODE decode_jc = { M32R_INSN_JC, & ITAB (M32R_INSN_JC), EX (fmt_23_jc), READ (FMT_23_JC), FULL (jc), FAST (jc) };
static DECODE decode_jnc = { M32R_INSN_JNC, & ITAB (M32R_INSN_JNC), EX (fmt_23_jc), READ (FMT_23_JC), FULL (jnc), FAST (jnc) };
static DECODE decode_jl = { M32R_INSN_JL, & ITAB (M32R_INSN_JL), EX (fmt_24_jl), READ (FMT_24_JL), FULL (jl), FAST (jl) };
static DECODE decode_jmp = { M32R_INSN_JMP, & ITAB (M32R_INSN_JMP), EX (fmt_25_jmp), READ (FMT_25_JMP), FULL (jmp), FAST (jmp) };
static DECODE decode_ld = { M32R_INSN_LD, & ITAB (M32R_INSN_LD), EX (fmt_26_ld), READ (FMT_26_LD), FULL (ld), FAST (ld) };
static DECODE decode_ld_d = { M32R_INSN_LD_D, & ITAB (M32R_INSN_LD_D), EX (fmt_27_ld_d), READ (FMT_27_LD_D), FULL (ld_d), FAST (ld_d) };
static DECODE decode_ldb = { M32R_INSN_LDB, & ITAB (M32R_INSN_LDB), EX (fmt_28_ldb), READ (FMT_28_LDB), FULL (ldb), FAST (ldb) };
static DECODE decode_ldb_d = { M32R_INSN_LDB_D, & ITAB (M32R_INSN_LDB_D), EX (fmt_29_ldb_d), READ (FMT_29_LDB_D), FULL (ldb_d), FAST (ldb_d) };
static DECODE decode_ldh = { M32R_INSN_LDH, & ITAB (M32R_INSN_LDH), EX (fmt_30_ldh), READ (FMT_30_LDH), FULL (ldh), FAST (ldh) };
static DECODE decode_ldh_d = { M32R_INSN_LDH_D, & ITAB (M32R_INSN_LDH_D), EX (fmt_31_ldh_d), READ (FMT_31_LDH_D), FULL (ldh_d), FAST (ldh_d) };
static DECODE decode_ldub = { M32R_INSN_LDUB, & ITAB (M32R_INSN_LDUB), EX (fmt_28_ldb), READ (FMT_28_LDB), FULL (ldub), FAST (ldub) };
static DECODE decode_ldub_d = { M32R_INSN_LDUB_D, & ITAB (M32R_INSN_LDUB_D), EX (fmt_29_ldb_d), READ (FMT_29_LDB_D), FULL (ldub_d), FAST (ldub_d) };
static DECODE decode_lduh = { M32R_INSN_LDUH, & ITAB (M32R_INSN_LDUH), EX (fmt_30_ldh), READ (FMT_30_LDH), FULL (lduh), FAST (lduh) };
static DECODE decode_lduh_d = { M32R_INSN_LDUH_D, & ITAB (M32R_INSN_LDUH_D), EX (fmt_31_ldh_d), READ (FMT_31_LDH_D), FULL (lduh_d), FAST (lduh_d) };
static DECODE decode_ld_plus = { M32R_INSN_LD_PLUS, & ITAB (M32R_INSN_LD_PLUS), EX (fmt_32_ld_plus), READ (FMT_32_LD_PLUS), FULL (ld_plus), FAST (ld_plus) };
static DECODE decode_ld24 = { M32R_INSN_LD24, & ITAB (M32R_INSN_LD24), EX (fmt_33_ld24), READ (FMT_33_LD24), FULL (ld24), FAST (ld24) };
static DECODE decode_ldi8 = { M32R_INSN_LDI8, & ITAB (M32R_INSN_LDI8), EX (fmt_34_ldi8), READ (FMT_34_LDI8), FULL (ldi8), FAST (ldi8) };
static DECODE decode_ldi16 = { M32R_INSN_LDI16, & ITAB (M32R_INSN_LDI16), EX (fmt_35_ldi16), READ (FMT_35_LDI16), FULL (ldi16), FAST (ldi16) };
static DECODE decode_lock = { M32R_INSN_LOCK, & ITAB (M32R_INSN_LOCK), EX (fmt_36_lock), READ (FMT_36_LOCK), FULL (lock), FAST (lock) };
static DECODE decode_machi_a = { M32R_INSN_MACHI_A, & ITAB (M32R_INSN_MACHI_A), EX (fmt_37_machi_a), READ (FMT_37_MACHI_A), FULL (machi_a), FAST (machi_a) };
static DECODE decode_maclo_a = { M32R_INSN_MACLO_A, & ITAB (M32R_INSN_MACLO_A), EX (fmt_37_machi_a), READ (FMT_37_MACHI_A), FULL (maclo_a), FAST (maclo_a) };
static DECODE decode_mul = { M32R_INSN_MUL, & ITAB (M32R_INSN_MUL), EX (fmt_0_add), READ (FMT_0_ADD), FULL (mul), FAST (mul) };
static DECODE decode_mulhi_a = { M32R_INSN_MULHI_A, & ITAB (M32R_INSN_MULHI_A), EX (fmt_38_mulhi_a), READ (FMT_38_MULHI_A), FULL (mulhi_a), FAST (mulhi_a) };
static DECODE decode_mullo_a = { M32R_INSN_MULLO_A, & ITAB (M32R_INSN_MULLO_A), EX (fmt_38_mulhi_a), READ (FMT_38_MULHI_A), FULL (mullo_a), FAST (mullo_a) };
static DECODE decode_mv = { M32R_INSN_MV, & ITAB (M32R_INSN_MV), EX (fmt_39_mv), READ (FMT_39_MV), FULL (mv), FAST (mv) };
static DECODE decode_mvfachi_a = { M32R_INSN_MVFACHI_A, & ITAB (M32R_INSN_MVFACHI_A), EX (fmt_40_mvfachi_a), READ (FMT_40_MVFACHI_A), FULL (mvfachi_a), FAST (mvfachi_a) };
static DECODE decode_mvfaclo_a = { M32R_INSN_MVFACLO_A, & ITAB (M32R_INSN_MVFACLO_A), EX (fmt_40_mvfachi_a), READ (FMT_40_MVFACHI_A), FULL (mvfaclo_a), FAST (mvfaclo_a) };
static DECODE decode_mvfacmi_a = { M32R_INSN_MVFACMI_A, & ITAB (M32R_INSN_MVFACMI_A), EX (fmt_40_mvfachi_a), READ (FMT_40_MVFACHI_A), FULL (mvfacmi_a), FAST (mvfacmi_a) };
static DECODE decode_mvfc = { M32R_INSN_MVFC, & ITAB (M32R_INSN_MVFC), EX (fmt_41_mvfc), READ (FMT_41_MVFC), FULL (mvfc), FAST (mvfc) };
static DECODE decode_mvtachi_a = { M32R_INSN_MVTACHI_A, & ITAB (M32R_INSN_MVTACHI_A), EX (fmt_42_mvtachi_a), READ (FMT_42_MVTACHI_A), FULL (mvtachi_a), FAST (mvtachi_a) };
static DECODE decode_mvtaclo_a = { M32R_INSN_MVTACLO_A, & ITAB (M32R_INSN_MVTACLO_A), EX (fmt_42_mvtachi_a), READ (FMT_42_MVTACHI_A), FULL (mvtaclo_a), FAST (mvtaclo_a) };
static DECODE decode_mvtc = { M32R_INSN_MVTC, & ITAB (M32R_INSN_MVTC), EX (fmt_43_mvtc), READ (FMT_43_MVTC), FULL (mvtc), FAST (mvtc) };
static DECODE decode_neg = { M32R_INSN_NEG, & ITAB (M32R_INSN_NEG), EX (fmt_39_mv), READ (FMT_39_MV), FULL (neg), FAST (neg) };
static DECODE decode_nop = { M32R_INSN_NOP, & ITAB (M32R_INSN_NOP), EX (fmt_44_nop), READ (FMT_44_NOP), FULL (nop), FAST (nop) };
static DECODE decode_not = { M32R_INSN_NOT, & ITAB (M32R_INSN_NOT), EX (fmt_39_mv), READ (FMT_39_MV), FULL (not), FAST (not) };
static DECODE decode_rac_dsi = { M32R_INSN_RAC_DSI, & ITAB (M32R_INSN_RAC_DSI), EX (fmt_45_rac_dsi), READ (FMT_45_RAC_DSI), FULL (rac_dsi), FAST (rac_dsi) };
static DECODE decode_rach_dsi = { M32R_INSN_RACH_DSI, & ITAB (M32R_INSN_RACH_DSI), EX (fmt_45_rac_dsi), READ (FMT_45_RAC_DSI), FULL (rach_dsi), FAST (rach_dsi) };
static DECODE decode_rte = { M32R_INSN_RTE, & ITAB (M32R_INSN_RTE), EX (fmt_46_rte), READ (FMT_46_RTE), FULL (rte), FAST (rte) };
static DECODE decode_seth = { M32R_INSN_SETH, & ITAB (M32R_INSN_SETH), EX (fmt_47_seth), READ (FMT_47_SETH), FULL (seth), FAST (seth) };
static DECODE decode_sll = { M32R_INSN_SLL, & ITAB (M32R_INSN_SLL), EX (fmt_0_add), READ (FMT_0_ADD), FULL (sll), FAST (sll) };
static DECODE decode_sll3 = { M32R_INSN_SLL3, & ITAB (M32R_INSN_SLL3), EX (fmt_48_sll3), READ (FMT_48_SLL3), FULL (sll3), FAST (sll3) };
static DECODE decode_slli = { M32R_INSN_SLLI, & ITAB (M32R_INSN_SLLI), EX (fmt_49_slli), READ (FMT_49_SLLI), FULL (slli), FAST (slli) };
static DECODE decode_sra = { M32R_INSN_SRA, & ITAB (M32R_INSN_SRA), EX (fmt_0_add), READ (FMT_0_ADD), FULL (sra), FAST (sra) };
static DECODE decode_sra3 = { M32R_INSN_SRA3, & ITAB (M32R_INSN_SRA3), EX (fmt_48_sll3), READ (FMT_48_SLL3), FULL (sra3), FAST (sra3) };
static DECODE decode_srai = { M32R_INSN_SRAI, & ITAB (M32R_INSN_SRAI), EX (fmt_49_slli), READ (FMT_49_SLLI), FULL (srai), FAST (srai) };
static DECODE decode_srl = { M32R_INSN_SRL, & ITAB (M32R_INSN_SRL), EX (fmt_0_add), READ (FMT_0_ADD), FULL (srl), FAST (srl) };
static DECODE decode_srl3 = { M32R_INSN_SRL3, & ITAB (M32R_INSN_SRL3), EX (fmt_48_sll3), READ (FMT_48_SLL3), FULL (srl3), FAST (srl3) };
static DECODE decode_srli = { M32R_INSN_SRLI, & ITAB (M32R_INSN_SRLI), EX (fmt_49_slli), READ (FMT_49_SLLI), FULL (srli), FAST (srli) };
static DECODE decode_st = { M32R_INSN_ST, & ITAB (M32R_INSN_ST), EX (fmt_50_st), READ (FMT_50_ST), FULL (st), FAST (st) };
static DECODE decode_st_d = { M32R_INSN_ST_D, & ITAB (M32R_INSN_ST_D), EX (fmt_51_st_d), READ (FMT_51_ST_D), FULL (st_d), FAST (st_d) };
static DECODE decode_stb = { M32R_INSN_STB, & ITAB (M32R_INSN_STB), EX (fmt_52_stb), READ (FMT_52_STB), FULL (stb), FAST (stb) };
static DECODE decode_stb_d = { M32R_INSN_STB_D, & ITAB (M32R_INSN_STB_D), EX (fmt_53_stb_d), READ (FMT_53_STB_D), FULL (stb_d), FAST (stb_d) };
static DECODE decode_sth = { M32R_INSN_STH, & ITAB (M32R_INSN_STH), EX (fmt_54_sth), READ (FMT_54_STH), FULL (sth), FAST (sth) };
static DECODE decode_sth_d = { M32R_INSN_STH_D, & ITAB (M32R_INSN_STH_D), EX (fmt_55_sth_d), READ (FMT_55_STH_D), FULL (sth_d), FAST (sth_d) };
static DECODE decode_st_plus = { M32R_INSN_ST_PLUS, & ITAB (M32R_INSN_ST_PLUS), EX (fmt_56_st_plus), READ (FMT_56_ST_PLUS), FULL (st_plus), FAST (st_plus) };
static DECODE decode_st_minus = { M32R_INSN_ST_MINUS, & ITAB (M32R_INSN_ST_MINUS), EX (fmt_56_st_plus), READ (FMT_56_ST_PLUS), FULL (st_minus), FAST (st_minus) };
static DECODE decode_sub = { M32R_INSN_SUB, & ITAB (M32R_INSN_SUB), EX (fmt_0_add), READ (FMT_0_ADD), FULL (sub), FAST (sub) };
static DECODE decode_subv = { M32R_INSN_SUBV, & ITAB (M32R_INSN_SUBV), EX (fmt_5_addv), READ (FMT_5_ADDV), FULL (subv), FAST (subv) };
static DECODE decode_subx = { M32R_INSN_SUBX, & ITAB (M32R_INSN_SUBX), EX (fmt_7_addx), READ (FMT_7_ADDX), FULL (subx), FAST (subx) };
static DECODE decode_trap = { M32R_INSN_TRAP, & ITAB (M32R_INSN_TRAP), EX (fmt_57_trap), READ (FMT_57_TRAP), FULL (trap), FAST (trap) };
static DECODE decode_unlock = { M32R_INSN_UNLOCK, & ITAB (M32R_INSN_UNLOCK), EX (fmt_58_unlock), READ (FMT_58_UNLOCK), FULL (unlock), FAST (unlock) };
static DECODE decode_satb = { M32R_INSN_SATB, & ITAB (M32R_INSN_SATB), EX (fmt_59_satb), READ (FMT_59_SATB), FULL (satb), FAST (satb) };
static DECODE decode_sath = { M32R_INSN_SATH, & ITAB (M32R_INSN_SATH), EX (fmt_59_satb), READ (FMT_59_SATB), FULL (sath), FAST (sath) };
static DECODE decode_sat = { M32R_INSN_SAT, & ITAB (M32R_INSN_SAT), EX (fmt_60_sat), READ (FMT_60_SAT), FULL (sat), FAST (sat) };
static DECODE decode_pcmpbz = { M32R_INSN_PCMPBZ, & ITAB (M32R_INSN_PCMPBZ), EX (fmt_21_cmpz), READ (FMT_21_CMPZ), FULL (pcmpbz), FAST (pcmpbz) };
static DECODE decode_sadd = { M32R_INSN_SADD, & ITAB (M32R_INSN_SADD), EX (fmt_61_sadd), READ (FMT_61_SADD), FULL (sadd), FAST (sadd) };
static DECODE decode_macwu1 = { M32R_INSN_MACWU1, & ITAB (M32R_INSN_MACWU1), EX (fmt_62_macwu1), READ (FMT_62_MACWU1), FULL (macwu1), FAST (macwu1) };
static DECODE decode_msblo = { M32R_INSN_MSBLO, & ITAB (M32R_INSN_MSBLO), EX (fmt_63_msblo), READ (FMT_63_MSBLO), FULL (msblo), FAST (msblo) };
static DECODE decode_mulwu1 = { M32R_INSN_MULWU1, & ITAB (M32R_INSN_MULWU1), EX (fmt_64_mulwu1), READ (FMT_64_MULWU1), FULL (mulwu1), FAST (mulwu1) };
static DECODE decode_maclh1 = { M32R_INSN_MACLH1, & ITAB (M32R_INSN_MACLH1), EX (fmt_62_macwu1), READ (FMT_62_MACWU1), FULL (maclh1), FAST (maclh1) };
static DECODE decode_sc = { M32R_INSN_SC, & ITAB (M32R_INSN_SC), EX (fmt_65_sc), READ (FMT_65_SC), FULL (sc), FAST (sc) };
static DECODE decode_snc = { M32R_INSN_SNC, & ITAB (M32R_INSN_SNC), EX (fmt_65_sc), READ (FMT_65_SC), FULL (snc), FAST (snc) };
DECODE m32rx_decode_illegal = {
M32R_INSN_ILLEGAL, & ITAB (M32R_INSN_ILLEGAL),
EX (illegal), FULL (illegal), FAST (illegal)
};
/* The order must match that of `labels' in sem-switch.c/read.c. */
DECODE *m32rx_decode_vars[] = {
& m32rx_decode_illegal,
& decode_add,
& decode_add3,
& decode_and,
& decode_and3,
& decode_or,
& decode_or3,
& decode_xor,
& decode_xor3,
& decode_addi,
& decode_addv,
& decode_addv3,
& decode_addx,
& decode_bc8,
& decode_bc24,
& decode_beq,
& decode_beqz,
& decode_bgez,
& decode_bgtz,
& decode_blez,
& decode_bltz,
& decode_bnez,
& decode_bl8,
& decode_bl24,
& decode_bcl8,
& decode_bcl24,
& decode_bnc8,
& decode_bnc24,
& decode_bne,
& decode_bra8,
& decode_bra24,
& decode_bncl8,
& decode_bncl24,
& decode_cmp,
& decode_cmpi,
& decode_cmpu,
& decode_cmpui,
& decode_cmpeq,
& decode_cmpz,
& decode_div,
& decode_divu,
& decode_rem,
& decode_remu,
& decode_divh,
& decode_jc,
& decode_jnc,
& decode_jl,
& decode_jmp,
& decode_ld,
& decode_ld_d,
& decode_ldb,
& decode_ldb_d,
& decode_ldh,
& decode_ldh_d,
& decode_ldub,
& decode_ldub_d,
& decode_lduh,
& decode_lduh_d,
& decode_ld_plus,
& decode_ld24,
& decode_ldi8,
& decode_ldi16,
& decode_lock,
& decode_machi_a,
& decode_maclo_a,
& decode_mul,
& decode_mulhi_a,
& decode_mullo_a,
& decode_mv,
& decode_mvfachi_a,
& decode_mvfaclo_a,
& decode_mvfacmi_a,
& decode_mvfc,
& decode_mvtachi_a,
& decode_mvtaclo_a,
& decode_mvtc,
& decode_neg,
& decode_nop,
& decode_not,
& decode_rac_dsi,
& decode_rach_dsi,
& decode_rte,
& decode_seth,
& decode_sll,
& decode_sll3,
& decode_slli,
& decode_sra,
& decode_sra3,
& decode_srai,
& decode_srl,
& decode_srl3,
& decode_srli,
& decode_st,
& decode_st_d,
& decode_stb,
& decode_stb_d,
& decode_sth,
& decode_sth_d,
& decode_st_plus,
& decode_st_minus,
& decode_sub,
& decode_subv,
& decode_subx,
& decode_trap,
& decode_unlock,
& decode_satb,
& decode_sath,
& decode_sat,
& decode_pcmpbz,
& decode_sadd,
& decode_macwu1,
& decode_msblo,
& decode_mulwu1,
& decode_maclh1,
& decode_sc,
& decode_snc,
0
};
/* The decoder needs a slightly different computed goto switch control. */
#ifdef __GNUC__
#define DECODE_SWITCH(N, X) goto *labels_##N[X];
#else
#define DECODE_SWITCH(N, X) switch (X)
#endif
/* Given an instruction, return a pointer to its DECODE entry. */
DECODE *
m32rx_decode (current_cpu, pc, insn)
SIM_CPU *current_cpu;
PCADDR pc;
insn_t insn;
{
{
#ifdef __GNUC__
static void *labels_0[256] = {
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && case_0_7,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& case_0_28, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && case_0_87,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && case_0_95,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& case_0_112, && case_0_113, && case_0_114, && case_0_115,
&& case_0_116, && case_0_117, && case_0_118, && case_0_119,
&& case_0_120, && case_0_121, && case_0_122, && case_0_123,
&& case_0_124, && case_0_125, && case_0_126, && case_0_127,
&& case_0_128, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& case_0_144, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& default_0, && default_0, && default_0, && default_0,
&& case_0_240, && case_0_241, && case_0_242, && case_0_243,
&& case_0_244, && case_0_245, && case_0_246, && case_0_247,
&& case_0_248, && case_0_249, && case_0_250, && case_0_251,
&& case_0_252, && case_0_253, && case_0_254, && case_0_255,
};
#endif
static DECODE *insns[256] = {
&decode_subv, &decode_subx, &decode_sub, &decode_neg,
&decode_cmp, &decode_cmpu, &decode_cmpeq, 0,
&decode_addv, &decode_addx, &decode_add, &decode_not,
&decode_and, &decode_xor, &decode_or, &decode_illegal,
&decode_srl, &decode_illegal, &decode_sra, &decode_illegal,
&decode_sll, &decode_illegal, &decode_mul, &decode_illegal,
&decode_mv, &decode_mvfc, &decode_mvtc, &decode_illegal,
0, &decode_rte, &decode_illegal, &decode_trap,
&decode_stb, &decode_illegal, &decode_sth, &decode_illegal,
&decode_st, &decode_unlock, &decode_st_plus, &decode_st_minus,
&decode_ldb, &decode_ldub, &decode_ldh, &decode_lduh,
&decode_ld, &decode_lock, &decode_ld_plus, &decode_illegal,
&decode_mulhi_a, &decode_mullo_a, &decode_illegal, &decode_illegal,
&decode_machi_a, &decode_maclo_a, &decode_illegal, &decode_illegal,
&decode_mulhi_a, &decode_mullo_a, &decode_illegal, &decode_illegal,
&decode_machi_a, &decode_maclo_a, &decode_illegal, &decode_illegal,
&decode_addi, &decode_addi, &decode_addi, &decode_addi,
&decode_addi, &decode_addi, &decode_addi, &decode_addi,
&decode_addi, &decode_addi, &decode_addi, &decode_addi,
&decode_addi, &decode_addi, &decode_addi, &decode_addi,
&decode_srli, &decode_srli, &decode_srai, &decode_srai,
&decode_slli, &decode_slli, &decode_illegal, 0,
&decode_rach_dsi, &decode_rac_dsi, &decode_mulwu1, &decode_macwu1,
&decode_maclh1, &decode_msblo, &decode_sadd, 0,
&decode_ldi8, &decode_ldi8, &decode_ldi8, &decode_ldi8,
&decode_ldi8, &decode_ldi8, &decode_ldi8, &decode_ldi8,
&decode_ldi8, &decode_ldi8, &decode_ldi8, &decode_ldi8,
&decode_ldi8, &decode_ldi8, &decode_ldi8, &decode_ldi8,
0, 0, 0, 0,
0, 0, 0, 0,
0, 0, 0, 0,
0, 0, 0, 0,
0, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_cmpi, &decode_cmpui, &decode_illegal, &decode_illegal,
&decode_addv3, &decode_illegal, &decode_add3, &decode_illegal,
&decode_and3, &decode_xor3, &decode_or3, &decode_illegal,
0, &decode_divu, &decode_rem, &decode_remu,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_srl3, &decode_illegal, &decode_sra3, &decode_illegal,
&decode_sll3, &decode_illegal, &decode_illegal, &decode_ldi16,
&decode_stb_d, &decode_illegal, &decode_sth_d, &decode_illegal,
&decode_st_d, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_ldb_d, &decode_ldub_d, &decode_ldh_d, &decode_lduh_d,
&decode_ld_d, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_beq, &decode_bne, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_beqz, &decode_bnez, &decode_bltz, &decode_bgez,
&decode_blez, &decode_bgtz, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_seth, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_ld24, &decode_ld24, &decode_ld24, &decode_ld24,
&decode_ld24, &decode_ld24, &decode_ld24, &decode_ld24,
&decode_ld24, &decode_ld24, &decode_ld24, &decode_ld24,
&decode_ld24, &decode_ld24, &decode_ld24, &decode_ld24,
0, 0, 0, 0,
0, 0, 0, 0,
0, 0, 0, 0,
0, 0, 0, 0,
};
unsigned int val;
val = (((insn >> 8) & (15 << 4)) | ((insn >> 4) & (15 << 0)));
DECODE_SWITCH (0, val)
{
CASE (0, 7) :
{
static DECODE *insns[16] = {
&decode_cmpz, &decode_illegal, &decode_illegal, &decode_pcmpbz,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
};
unsigned int val = (((insn >> 8) & (15 << 0)));
return insns[val];
}
CASE (0, 28) :
{
static DECODE *insns[16] = {
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_jc, &decode_jnc, &decode_jl, &decode_jmp,
};
unsigned int val = (((insn >> 8) & (15 << 0)));
return insns[val];
}
CASE (0, 87) :
{
static DECODE *insns[4] = {
&decode_mvtachi_a, &decode_mvtaclo_a, &decode_illegal, &decode_illegal,
};
unsigned int val = (((insn >> 0) & (3 << 0)));
return insns[val];
}
CASE (0, 95) :
{
static DECODE *insns[4] = {
&decode_mvfachi_a, &decode_mvfaclo_a, &decode_mvfacmi_a, &decode_illegal,
};
unsigned int val = (((insn >> 0) & (3 << 0)));
return insns[val];
}
CASE (0, 112) :
{
static DECODE *insns[16] = {
&decode_nop, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_sc, &decode_snc, &decode_illegal, &decode_illegal,
&decode_bcl8, &decode_bncl8, &decode_illegal, &decode_illegal,
&decode_bc8, &decode_bnc8, &decode_bl8, &decode_bra8,
};
unsigned int val = (((insn >> 8) & (15 << 0)));
return insns[val];
}
CASE (0, 113) : /* fall through */
CASE (0, 114) : /* fall through */
CASE (0, 115) : /* fall through */
CASE (0, 116) : /* fall through */
CASE (0, 117) : /* fall through */
CASE (0, 118) : /* fall through */
CASE (0, 119) : /* fall through */
CASE (0, 120) : /* fall through */
CASE (0, 121) : /* fall through */
CASE (0, 122) : /* fall through */
CASE (0, 123) : /* fall through */
CASE (0, 124) : /* fall through */
CASE (0, 125) : /* fall through */
CASE (0, 126) : /* fall through */
CASE (0, 127) :
{
static DECODE *insns[16] = {
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_bcl8, &decode_bncl8, &decode_illegal, &decode_illegal,
&decode_bc8, &decode_bnc8, &decode_bl8, &decode_bra8,
};
unsigned int val = (((insn >> 8) & (15 << 0)));
return insns[val];
}
CASE (0, 128) :
{
#ifdef __GNUC__
static void *labels_0_128[16] = {
&& case_0_128_0, && default_0_128, && default_0_128, && default_0_128,
&& default_0_128, && default_0_128, && default_0_128, && default_0_128,
&& default_0_128, && default_0_128, && default_0_128, && default_0_128,
&& default_0_128, && default_0_128, && default_0_128, && default_0_128,
};
#endif
static DECODE *insns[16] = {
0, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
};
unsigned int val;
/* Must fetch more bits. */
insn = GETIMEMUHI (current_cpu, CPU (h_pc) + 2);
val = (((insn >> 12) & (15 << 0)));
DECODE_SWITCH (0_128, val)
{
CASE (0_128, 0) :
{
static DECODE *insns[16] = {
&decode_sat, &decode_satb, &decode_sath, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
};
unsigned int val = (((insn >> 8) & (15 << 0)));
return insns[val];
}
DEFAULT (0_128) : return insns[val];
}
ENDSWITCH (0_128)
}
CASE (0, 144) :
{
#ifdef __GNUC__
static void *labels_0_144[16] = {
&& case_0_144_0, && default_0_144, && default_0_144, && default_0_144,
&& default_0_144, && default_0_144, && default_0_144, && default_0_144,
&& default_0_144, && default_0_144, && default_0_144, && default_0_144,
&& default_0_144, && default_0_144, && default_0_144, && default_0_144,
};
#endif
static DECODE *insns[16] = {
0, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
};
unsigned int val;
/* Must fetch more bits. */
insn = GETIMEMUHI (current_cpu, CPU (h_pc) + 2);
val = (((insn >> 12) & (15 << 0)));
DECODE_SWITCH (0_144, val)
{
CASE (0_144, 0) :
{
#ifdef __GNUC__
static void *labels_0_144_0[16] = {
&& case_0_144_0_0, && default_0_144_0, && default_0_144_0, && default_0_144_0,
&& default_0_144_0, && default_0_144_0, && default_0_144_0, && default_0_144_0,
&& default_0_144_0, && default_0_144_0, && default_0_144_0, && default_0_144_0,
&& default_0_144_0, && default_0_144_0, && default_0_144_0, && default_0_144_0,
};
#endif
static DECODE *insns[16] = {
0, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
};
unsigned int val;
val = (((insn >> 8) & (15 << 0)));
DECODE_SWITCH (0_144_0, val)
{
CASE (0_144_0, 0) :
{
static DECODE *insns[16] = {
&decode_div, &decode_divh, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
};
unsigned int val = (((insn >> 4) & (15 << 0)));
return insns[val];
}
DEFAULT (0_144_0) : return insns[val];
}
ENDSWITCH (0_144_0)
}
DEFAULT (0_144) : return insns[val];
}
ENDSWITCH (0_144)
}
CASE (0, 240) : /* fall through */
CASE (0, 241) : /* fall through */
CASE (0, 242) : /* fall through */
CASE (0, 243) : /* fall through */
CASE (0, 244) : /* fall through */
CASE (0, 245) : /* fall through */
CASE (0, 246) : /* fall through */
CASE (0, 247) : /* fall through */
CASE (0, 248) : /* fall through */
CASE (0, 249) : /* fall through */
CASE (0, 250) : /* fall through */
CASE (0, 251) : /* fall through */
CASE (0, 252) : /* fall through */
CASE (0, 253) : /* fall through */
CASE (0, 254) : /* fall through */
CASE (0, 255) :
{
static DECODE *insns[16] = {
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
&decode_bcl24, &decode_bncl24, &decode_illegal, &decode_illegal,
&decode_bc24, &decode_bnc24, &decode_bl24, &decode_bra24,
};
unsigned int val = (((insn >> 8) & (15 << 0)));
return insns[val];
}
DEFAULT (0) : return insns[val];
}
ENDSWITCH (0)
}
}
Reference in New Issue View Git Blame Copy Permalink