mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-11-30 21:44:19 +08:00
14bbac6609
1998-12-29 Frank Ch. Eigler <fche@cygnus.com> * interp.c (sim_open): Allocate jm3904 memory in smaller chunks. (load_word): Call SIM_CORE_SIGNAL hook on error. (signal_exception): Call SIM_CPU_EXCEPTION_TRIGGER hook before starting. For exception dispatching, pass PC instead of NULL_CIA. (decode_coproc): Use COP0_BADVADDR to store faulting address. * sim-main.h (COP0_BADVADDR): Define. (SIM_CORE_SIGNAL): Define hook to call mips_core_signal. (SIM_CPU_EXCEPTION*): Define hooks to call mips_cpu_exception*(). (_sim_cpu): Add exc_* fields to store register value snapshots. * mips.igen (*): Replace memory-related SignalException* calls with references to SIM_CORE_SIGNAL hook. * dv-tx3904irc.c (tx3904irc_port_event): printf format warning fix. * sim-main.c (*): Minor warning cleanups. |
||
---|---|---|
.. | ||
.Sanitize | ||
acconfig.h | ||
ChangeLog | ||
config.in | ||
configure | ||
configure.in | ||
dv-tx3904cpu.c | ||
dv-tx3904irc.c | ||
dv-tx3904sio.c | ||
dv-tx3904tmr.c | ||
interp.c | ||
m16.dc | ||
m16.igen | ||
m16run.c | ||
Makefile.in | ||
mdmx.igen | ||
mips.dc | ||
mips.igen | ||
sim-main.c | ||
sim-main.h | ||
tconfig.in | ||
tx.igen | ||
vr.igen |