mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-11-27 20:14:06 +08:00
sim: sim-stop/sim-reason/sim-reg: move to common obj list
Now that all arches (for the most part) have moved over, move sim-stop.o, sim-reason.o, and sim-reg.o to the common object list and out of all the arch ports.
This commit is contained in:
parent
9db36cf86d
commit
797eee4264
@ -1,3 +1,7 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o and sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* interp.c (sim_close): Delete.
|
||||
|
@ -20,8 +20,6 @@ SIM_OBJS = \
|
||||
interp.o \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-hload.o \
|
||||
sim-reason.o \
|
||||
sim-resume.o \
|
||||
sim-stop.o
|
||||
sim-resume.o
|
||||
|
||||
## COMMON_POST_CONFIG_FRAG
|
||||
|
@ -1,3 +1,8 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o, sim-reg.o, and
|
||||
sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* interp.c (sim_close): Delete.
|
||||
|
@ -29,10 +29,7 @@ SIM_OBJS = \
|
||||
machs.o \
|
||||
sim-hload.o \
|
||||
sim-model.o \
|
||||
sim-reason.o \
|
||||
sim-reg.o \
|
||||
sim-resume.o \
|
||||
sim-stop.o
|
||||
sim-resume.o
|
||||
|
||||
INCLUDE = bfin-sim.h
|
||||
|
||||
|
@ -1,3 +1,8 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Make-common.in (SIM_NEW_COMMON_OBJS): Add sim-reason.o, sim-reg.o,
|
||||
and sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Make-common.in (SIM_NEW_COMMON_OBJS): Add sim-close.o
|
||||
|
@ -190,7 +190,10 @@ SIM_NEW_COMMON_OBJS = \
|
||||
sim-module.o \
|
||||
sim-options.o \
|
||||
sim-profile.o \
|
||||
sim-reason.o \
|
||||
sim-reg.o \
|
||||
sim-signal.o \
|
||||
sim-stop.o \
|
||||
sim-syscall.o \
|
||||
sim-trace.o \
|
||||
sim-utils.o \
|
||||
|
@ -1,3 +1,8 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o, sim-reg.o, and
|
||||
sim-stop.o.
|
||||
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* cr16_sim.h (cr16_callback): Delete.
|
||||
|
@ -20,10 +20,7 @@
|
||||
SIM_OBJS = \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-hload.o \
|
||||
sim-reason.o \
|
||||
sim-reg.o \
|
||||
sim-resume.o \
|
||||
sim-stop.o \
|
||||
interp.o \
|
||||
table.o \
|
||||
simops.o
|
||||
|
@ -1,3 +1,8 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o, sim-reg.o, and
|
||||
sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* sim-if.c (sim_close): Delete.
|
||||
|
@ -25,9 +25,8 @@ CRISV32F_OBJS = crisv32f.o cpuv32.o decodev32.o modelv32.o mloopv32f.o
|
||||
SIM_OBJS = \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-model.o \
|
||||
sim-reg.o \
|
||||
cgen-utils.o cgen-trace.o cgen-scache.o \
|
||||
cgen-run.o sim-reason.o sim-stop.o \
|
||||
cgen-run.o \
|
||||
sim-if.o arch.o \
|
||||
$(CRISV10F_OBJS) \
|
||||
$(CRISV32F_OBJS) \
|
||||
|
@ -1,3 +1,7 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o and sim-stop.o.
|
||||
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* interp.c (sim_open): Delete sim_create_inferior call.
|
||||
|
@ -21,9 +21,7 @@ SIM_OBJS = \
|
||||
interp.o \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-hload.o \
|
||||
sim-reason.o \
|
||||
sim-resume.o \
|
||||
sim-stop.o \
|
||||
table.o \
|
||||
simops.o \
|
||||
endian.o
|
||||
|
@ -1,3 +1,8 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o, sim-reg.o, and
|
||||
sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* interp.c (sim_close): Rename to ...
|
||||
|
@ -23,9 +23,8 @@ SIM_OBJS = \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-hload.o \
|
||||
sim-model.o \
|
||||
sim-reg.o \
|
||||
cgen-utils.o cgen-trace.o cgen-scache.o cgen-fpu.o cgen-accfp.o \
|
||||
cgen-run.o sim-reason.o sim-stop.o \
|
||||
cgen-run.o \
|
||||
sim-if.o arch.o \
|
||||
$(FRV_OBJS) \
|
||||
traps.o interrupts.o memory.o cache.o pipeline.o \
|
||||
|
@ -1,3 +1,8 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o, sim-reg.o, and
|
||||
sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete objects listed in
|
||||
|
@ -22,9 +22,6 @@ SIM_OBJS = \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
interp.o \
|
||||
sim-hload.o \
|
||||
sim-reason.o \
|
||||
sim-reg.o \
|
||||
sim-resume.o \
|
||||
sim-stop.o
|
||||
sim-resume.o
|
||||
|
||||
## COMMON_POST_CONFIG_FRAG
|
||||
|
@ -1,3 +1,7 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o and sim-stop.o.
|
||||
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Add sim-reason.o and sim-stop.o.
|
||||
|
@ -18,9 +18,7 @@
|
||||
## COMMON_PRE_CONFIG_FRAG
|
||||
|
||||
SIM_OBJS = compile.o \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-reason.o \
|
||||
sim-stop.o
|
||||
$(SIM_NEW_COMMON_OBJS)
|
||||
|
||||
## COMMON_POST_CONFIG_FRAG
|
||||
|
||||
|
@ -1,3 +1,8 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o, sim-reg.o, and
|
||||
sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* sim-if.c (sim_close): Delete.
|
||||
|
@ -23,9 +23,8 @@ SIM_OBJS = \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-hload.o \
|
||||
sim-model.o \
|
||||
sim-reg.o \
|
||||
cgen-utils.o cgen-trace.o cgen-scache.o \
|
||||
cgen-run.o sim-reason.o sim-stop.o \
|
||||
cgen-run.o \
|
||||
sim-if.o arch.o \
|
||||
$(IQ2000_OBJS)
|
||||
|
||||
|
@ -1,3 +1,8 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o, sim-reg.o, and
|
||||
sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-signal.o.
|
||||
|
@ -8,9 +8,8 @@ SIM_OBJS = \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-hload.o \
|
||||
sim-model.o \
|
||||
sim-reg.o \
|
||||
cgen-utils.o cgen-trace.o cgen-scache.o \
|
||||
cgen-run.o sim-reason.o sim-stop.o \
|
||||
cgen-run.o \
|
||||
sim-if.o arch.o \
|
||||
cpu.o decode.o sem.o model.o mloop.o \
|
||||
lm32.o traps.o user.o
|
||||
|
@ -1,3 +1,8 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o, sim-reg.o, and
|
||||
sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* sim-if.c (sim_close): Delete.
|
||||
|
@ -28,9 +28,8 @@ SIM_OBJS = \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-hload.o \
|
||||
sim-model.o \
|
||||
sim-reg.o \
|
||||
cgen-utils.o cgen-trace.o cgen-scache.o \
|
||||
cgen-run.o sim-reason.o sim-stop.o \
|
||||
cgen-run.o \
|
||||
sim-if.o arch.o \
|
||||
$(M32R_OBJS) \
|
||||
$(M32RX_OBJS) \
|
||||
|
@ -1,3 +1,7 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o and sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-load.o.
|
||||
|
@ -23,8 +23,6 @@ M68HC11_OBJS = interp.o m68hc11int.o m68hc12int.o \
|
||||
SIM_OBJS = $(M68HC11_OBJS) \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-hload.o \
|
||||
sim-stop.o \
|
||||
sim-reason.o \
|
||||
sim-resume.o
|
||||
|
||||
SIM_PROFILE= -DPROFILE=1 -DWITH_PROFILE=-1
|
||||
|
@ -1,3 +1,8 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o, sim-reg.o, and
|
||||
sim-stop.o.
|
||||
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* interp.c (mcore_regset, LAST_VALID_CREG, NUM_MCORE_REGS: Move
|
||||
|
@ -24,9 +24,6 @@ SIM_OBJS = \
|
||||
interp.o \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-hload.o \
|
||||
sim-reason.o \
|
||||
sim-reg.o \
|
||||
sim-resume.o \
|
||||
sim-stop.o
|
||||
sim-resume.o
|
||||
|
||||
## COMMON_POST_CONFIG_FRAG
|
||||
|
@ -1,3 +1,7 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o and sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* interp.c (sim_close): Delete.
|
||||
|
@ -21,8 +21,6 @@ SIM_OBJS = \
|
||||
interp.o \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-hload.o \
|
||||
sim-reason.o \
|
||||
sim-resume.o \
|
||||
sim-stop.o
|
||||
sim-resume.o
|
||||
|
||||
## COMMON_POST_CONFIG_FRAG
|
||||
|
@ -1,3 +1,7 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o and sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* interp.c (sim_close): Rename to ...
|
||||
|
@ -70,9 +70,7 @@ SIM_OBJS = \
|
||||
dsp.o \
|
||||
sim-main.o \
|
||||
sim-hload.o \
|
||||
sim-stop.o \
|
||||
sim-resume.o \
|
||||
sim-reason.o \
|
||||
|
||||
|
||||
# List of flags to always pass to $(CC).
|
||||
|
@ -1,3 +1,7 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o and sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* interp.c (sim_close): Delete.
|
||||
|
@ -22,9 +22,7 @@ MN10300_OBJS = \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
op_utils.o \
|
||||
sim-hload.o \
|
||||
sim-resume.o \
|
||||
sim-reason.o \
|
||||
sim-stop.o
|
||||
sim-resume.o
|
||||
|
||||
SIM_OBJS = $(MN10300_OBJS) interp.o
|
||||
|
||||
|
@ -1,3 +1,7 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o and sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* interp.c (sim_close): Delete.
|
||||
|
@ -23,9 +23,7 @@ SIM_OBJS = \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
interp.o \
|
||||
sim-hload.o \
|
||||
sim-reason.o \
|
||||
sim-resume.o \
|
||||
sim-stop.o
|
||||
sim-resume.o
|
||||
|
||||
SIM_EXTRA_LIBS = -lm -lz
|
||||
SIM_EXTRA_INSTALL = install-dtb
|
||||
|
@ -1,3 +1,8 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o, sim-reg.o, and
|
||||
sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* interp.c (sim_close): Rename to ...
|
||||
|
@ -29,10 +29,7 @@ SIM_OBJS = \
|
||||
msp430-sim.o \
|
||||
trace.o \
|
||||
sim-hload.o \
|
||||
sim-reason.o \
|
||||
sim-reg.o \
|
||||
sim-resume.o \
|
||||
sim-stop.o \
|
||||
sim-resume.o
|
||||
|
||||
# List of extra dependencies.
|
||||
# Generally this consists of simulator specific files included by sim-main.h.
|
||||
|
@ -1,3 +1,7 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* interp.c (sim_close): Delete.
|
||||
|
@ -21,7 +21,6 @@ SIM_OBJS = \
|
||||
interp.o \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-hload.o \
|
||||
sim-stop.o \
|
||||
table.o
|
||||
SIM_EXTRA_LIBS = -lm
|
||||
SIM_EXTRA_CLEAN = sh-clean
|
||||
|
@ -1,3 +1,8 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o, sim-reg.o, and
|
||||
sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* sim-if.c (sim_close): Delete.
|
||||
|
@ -25,9 +25,8 @@ SIM_OBJS = \
|
||||
$(SIM_NEW_COMMON_OBJS) \
|
||||
sim-hload.o \
|
||||
sim-model.o \
|
||||
sim-reg.o \
|
||||
cgen-utils.o cgen-trace.o cgen-scache.o \
|
||||
cgen-run.o sim-reason.o sim-stop.o \
|
||||
cgen-run.o \
|
||||
sim-if.o arch.o \
|
||||
$(SH64_OBJS)
|
||||
|
||||
|
@ -1,3 +1,7 @@
|
||||
2015-11-15 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* Makefile.in (SIM_OBJS): Delete sim-reason.o and sim-stop.o.
|
||||
|
||||
2015-11-14 Mike Frysinger <vapier@gentoo.org>
|
||||
|
||||
* interp.c (sim_close): Delete.
|
||||
|
@ -24,9 +24,7 @@ SIM_OBJS = \
|
||||
simops.o interp.o \
|
||||
itable.o semantics.o idecode.o icache.o engine.o irun.o support.o \
|
||||
sim-hload.o \
|
||||
sim-resume.o \
|
||||
sim-reason.o \
|
||||
sim-stop.o
|
||||
sim-resume.o
|
||||
|
||||
# List of extra dependencies.
|
||||
# Generally this consists of simulator specific files included by sim-main.h.
|
||||
|
Loading…
Reference in New Issue
Block a user