mirrors/binutils-gdb
0
0
Fork 0
mirror of https://sourceware.org/git/binutils-gdb.git synced 2024-12-13 20:33:33 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

S/390: Add missing operand to tb instruction

Browse Source 
gas/ChangeLog:

2017-05-30  Andreas Krebbel  <krebbel@linux.vnet.ibm.com>

	* testsuite/gas/s390/esa-g5.d: Add missing operand to tb
	instruction.
	* testsuite/gas/s390/esa-g5.s: Likewise.

opcodes/ChangeLog:

2017-05-30  Andreas Krebbel  <krebbel@linux.vnet.ibm.com>

	* s390-opc.txt: Add missing operand to tb instruction.
This commit is contained in:
Andreas Krebbel 2017-05-29 12:38:11 +02:00
parent ffc61c5de1
commit 67aa8be4cb
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
gas/testsuite/gas/s390/esa-g5.d
View File

@ -443,7 +443,7 @@ Disassembly of section .text:
.*: b3 4b 00 58 [ ]*sxbr %f5,%f8
.*: 37 58 [ ]*sxr %f5,%f8
.*: b2 4c 00 69 [ ]*tar %a6,%r9
.*: b2 2c 00 06 [ ]*tb %r6
.*: b2 2c 00 69 [ ]*tb %r6,%r9
.*: b3 51 50 69 [ ]*tbdr %f6,5,%f9
.*: b3 50 50 69 [ ]*tbedr %f6,5,%f9
.*: ed 65 af ff 00 11 [ ]*tcdb %f6,4095\(%r5,%r10\)

2
gas/testsuite/gas/s390/esa-g5.s
View File

@ -437,7 +437,7 @@ foo:
sxbr %f5,%f8
sxr %f5,%f8
tar %a6,%r9
tb %r6
tb %r6,%r9
tbdr %r6,5,%r9
tbedr %r6,5,%r9
tcdb %f6,4095(%r5,%r10)

2
opcodes/s390-opc.txt
View File

@ -228,7 +228,7 @@ b246 stura RRE_RR "store using real address" g5 esa,zarch
2f swr RR_FF "subtract unnormalized (long)" g5 esa,zarch
37 sxr RR_FEFE "subtract normalized (ext.)" g5 esa,zarch
b24c tar RRE_AR "test access" g5 esa,zarch
b22c tb RRE_0R "test block" g5 esa,zarch
b22c tb RRE_RR "test block" g5 esa,zarch
91 tm SI_URD "test under mask" g5 esa,zarch
b236 tpi S_RD "test pending interruption" g5 esa,zarch
e501 tprot SSE_RDRD "test protection" g5 esa,zarch