AArch64/Arm: Update testcases fixing endiannes and linux targets

This fixes the testcases that are failing due to my recent patch.
It turns out that the start address across baremetal and linux builds
isn't entirely predictable without a linker script.  Since the address
themselves are not the important thing I am ignoring them now.

Secondly I was encoding data using .word using non 0 values, however
because .word is subjected to endiannes these non-zero values under
big-endian happen to fall into the encoding space of instructions which
changes the disassembly.  Using 0 fixes this problem and the purpose of
the test still holds, though objdump will dump ... for data only sections,
which is ok as the data/insn mixed sections will test the patch.

The ARM Attributes sections is not important and is ignored.

binutils/ChangeLog:

	* testsuite/binutils-all/aarch64/in-order.d: Likewise.
	* testsuite/binutils-all/aarch64/out-of-order-all.d: Likewise.
	* testsuite/binutils-all/aarch64/out-of-order.d: Likewise.
	* testsuite/binutils-all/aarch64/out-of-order.s: Likewise.
	* testsuite/binutils-all/arm/in-order-all.d: Likewise.
	* testsuite/binutils-all/arm/in-order.d: Likewise.
	* testsuite/binutils-all/arm/out-of-order-all.d: Likewise.
	* testsuite/binutils-all/arm/out-of-order.d: Likewise.
	* testsuite/binutils-all/arm/out-of-order.s: Likewise.
This commit is contained in:
Tamar Christina 2019-03-26 16:46:42 +00:00
parent 974c89e088
commit 05805feba2
11 changed files with 145 additions and 146 deletions

View File

@ -1,3 +1,16 @@
2019-03-26 Tamar Christina <tamar.christina@arm.com>
* testsuite/binutils-all/aarch64/in-order-all.d: Update.
* testsuite/binutils-all/aarch64/in-order.d: Likewise.
* testsuite/binutils-all/aarch64/out-of-order-all.d: Likewise.
* testsuite/binutils-all/aarch64/out-of-order.d: Likewise.
* testsuite/binutils-all/aarch64/out-of-order.s: Likewise.
* testsuite/binutils-all/arm/in-order-all.d: Likewise.
* testsuite/binutils-all/arm/in-order.d: Likewise.
* testsuite/binutils-all/arm/out-of-order-all.d: Likewise.
* testsuite/binutils-all/arm/out-of-order.d: Likewise.
* testsuite/binutils-all/arm/out-of-order.s: Likewise.
2019-03-26 Nick Clifton <nickc@redhat.com>
* MAINTAINERS: Take over Dave Brolley's maintainerships for FR30,

View File

@ -8,36 +8,31 @@
Disassembly of section \.func1:
0000000000400000 <v1>:
400000: 8b010000 add x0, x0, x1
400004: 00000000 \.inst 0x00000000 ; undefined
.+ <v1>:
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 00000000 \.inst 0x00000000 ; undefined
Disassembly of section \.func2:
0000000000400008 <\.func2>:
400008: 8b010000 add x0, x0, x1
.+ <\.func2>:
[^:]+: 8b010000 add x0, x0, x1
Disassembly of section \.func3:
000000000040000c <\.func3>:
40000c: 8b010000 add x0, x0, x1
400010: 8b010000 add x0, x0, x1
400014: 8b010000 add x0, x0, x1
400018: 8b010000 add x0, x0, x1
40001c: 8b010000 add x0, x0, x1
400020: 00000000 \.inst 0x00000000 ; undefined
.+ <\.func3>:
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 00000000 \.inst 0x00000000 ; undefined
Disassembly of section \.rodata:
0000000000400024 <\.rodata>:
400024: 00000004 \.inst 0x00000004 ; undefined
.+ <\.rodata>:
[^:]+: 00000000 \.inst 0x00000000 ; undefined
Disassembly of section .global:
0000000000410028 <__data_start>:
410028: 00000001 \.inst 0x00000001 ; undefined
41002c: 00000000 \.inst 0x00000000 ; undefined
410030: 00000001 \.inst 0x00000001 ; undefined
410034: 00000000 \.inst 0x00000000 ; undefined
410038: 00000001 \.inst 0x00000001 ; undefined
41003c: 00000000 \.inst 0x00000000 ; undefined
.+ <.+>:
...

View File

@ -8,21 +8,21 @@
Disassembly of section \.func1:
0000000000400000 <v1>:
400000: 8b010000 add x0, x0, x1
400004: 00000000 \.word 0x00000000
.+ <v1>:
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 00000000 \.word 0x00000000
Disassembly of section .func2:
0000000000400008 <\.func2>:
400008: 8b010000 add x0, x0, x1
.+ <\.func2>:
[^:]+: 8b010000 add x0, x0, x1
Disassembly of section \.func3:
000000000040000c <\.func3>:
40000c: 8b010000 add x0, x0, x1
400010: 8b010000 add x0, x0, x1
400014: 8b010000 add x0, x0, x1
400018: 8b010000 add x0, x0, x1
40001c: 8b010000 add x0, x0, x1
400020: 00000000 \.word 0x00000000
.+ <\.func3>:
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 00000000 \.word 0x00000000

View File

@ -8,36 +8,31 @@
Disassembly of section \.global:
00000000ffe00000 <\.global>:
ffe00000: 00000001 \.inst 0x00000001 ; undefined
ffe00004: 00000000 \.inst 0x00000000 ; undefined
ffe00008: 00000001 \.inst 0x00000001 ; undefined
ffe0000c: 00000000 \.inst 0x00000000 ; undefined
ffe00010: 00000001 \.inst 0x00000001 ; undefined
ffe00014: 00000000 \.inst 0x00000000 ; undefined
.+ <\.global>:
...
Disassembly of section \.func2:
0000000004018280 <\.func2>:
4018280: 8b010000 add x0, x0, x1
.+ <\.func2>:
[^:]+: 8b010000 add x0, x0, x1
Disassembly of section \.func1:
0000000004005000 <v1>:
4005000: 8b010000 add x0, x0, x1
4005004: 00000000 \.inst 0x00000000 ; undefined
.+ <v1>:
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 00000000 \.inst 0x00000000 ; undefined
Disassembly of section \.func3:
0000000004015000 <\.func3>:
4015000: 8b010000 add x0, x0, x1
4015004: 8b010000 add x0, x0, x1
4015008: 8b010000 add x0, x0, x1
401500c: 8b010000 add x0, x0, x1
4015010: 8b010000 add x0, x0, x1
4015014: 00000000 \.inst 0x00000000 ; undefined
.+ <\.func3>:
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 00000000 \.inst 0x00000000 ; undefined
Disassembly of section \.rodata:
0000000004015018 <\.rodata>:
4015018: 00000004 \.inst 0x00000004 ; undefined
.+ <\.rodata>:
[^:]+: 00000000 \.inst 0x00000000 ; undefined

View File

@ -7,21 +7,21 @@
Disassembly of section \.func2:
0000000004018280 <\.func2>:
4018280: 8b010000 add x0, x0, x1
.+ <\.func2>:
[^:]+: 8b010000 add x0, x0, x1
Disassembly of section \.func1:
0000000004005000 <v1>:
4005000: 8b010000 add x0, x0, x1
4005004: 00000000 \.word 0x00000000
.+ <v1>:
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 00000000 \.word 0x00000000
Disassembly of section \.func3:
0000000004015000 <\.func3>:
4015000: 8b010000 add x0, x0, x1
4015004: 8b010000 add x0, x0, x1
4015008: 8b010000 add x0, x0, x1
401500c: 8b010000 add x0, x0, x1
4015010: 8b010000 add x0, x0, x1
4015014: 00000000 \.word 0x00000000
.+ <\.func3>:
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 8b010000 add x0, x0, x1
[^:]+: 00000000 \.word 0x00000000

View File

@ -20,9 +20,9 @@ v1:
.data
.section .global,"aw",@progbits
.xword 1
.xword 1
.xword 1
.xword 0
.xword 0
.xword 0
.section .rodata
.word 4
.word 0

View File

@ -8,43 +8,41 @@
Disassembly of section \.func1:
00400000 <v1>:
400000: e0800001 add r0, r0, r1
400004: 00000000 andeq r0, r0, r0
.+ <v1>:
[^:]+: e0800001 add r0, r0, r1
[^:]+: 00000000 andeq r0, r0, r0
Disassembly of section \.func2:
00400008 <\.func2>:
400008: e0800001 add r0, r0, r1
.+ <\.func2>:
[^:]+: e0800001 add r0, r0, r1
Disassembly of section \.func3:
0040000c <\.func3>:
40000c: e0800001 add r0, r0, r1
400010: e0800001 add r0, r0, r1
400014: e0800001 add r0, r0, r1
400018: e0800001 add r0, r0, r1
40001c: e0800001 add r0, r0, r1
400020: 00000000 andeq r0, r0, r0
.+ <\.func3>:
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: 00000000 andeq r0, r0, r0
Disassembly of section \.rodata:
00400024 <\.rodata>:
400024: 00000004 andeq r0, r0, r4
.+ <\.rodata>:
[^:]+: 00000000 andeq r0, r0, r0
Disassembly of section \.global:
00410028 <__data_start>:
410028: 00000001 andeq r0, r0, r1
41002c: 00000001 andeq r0, r0, r1
410030: 00000001 andeq r0, r0, r1
.+ <.+>:
...
Disassembly of section \.ARM\.attributes:
00000000 <\.ARM\.attributes>:
0: 00001141 andeq r1, r0, r1, asr #2
4: 61656100 cmnvs r5, r0, lsl #2
8: 01006962 tsteq r0, r2, ror #18
c: 00000007 andeq r0, r0, r7
10: Address 0x0000000000000010 is out of bounds.
.+ <\.ARM\.attributes>:
[^:]+: .+
[^:]+: .+
[^:]+: .+
[^:]+: .+
[^:]+: .+

View File

@ -8,21 +8,21 @@
Disassembly of section \.func1:
00400000 <v1>:
400000: e0800001 add r0, r0, r1
400004: 00000000 \.word 0x00000000
.+ <v1>:
[^:]+: e0800001 add r0, r0, r1
[^:]+: 00000000 \.word 0x00000000
Disassembly of section \.func2:
00400008 <\.func2>:
400008: e0800001 add r0, r0, r1
.+ <\.func2>:
[^:]+: e0800001 add r0, r0, r1
Disassembly of section \.func3:
0040000c <\.func3>:
40000c: e0800001 add r0, r0, r1
400010: e0800001 add r0, r0, r1
400014: e0800001 add r0, r0, r1
400018: e0800001 add r0, r0, r1
40001c: e0800001 add r0, r0, r1
400020: 00000000 \.word 0x00000000
.+ <\.func3>:
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: 00000000 \.word 0x00000000

View File

@ -8,43 +8,41 @@
Disassembly of section \.global:
ffe00000 <\.global>:
ffe00000: 00000001 andeq r0, r0, r1
ffe00004: 00000001 andeq r0, r0, r1
ffe00008: 00000001 andeq r0, r0, r1
.+ <\.global>:
...
Disassembly of section \.func2:
04018280 <\.func2>:
4018280: e0800001 add r0, r0, r1
.+ <\.func2>:
[^:]+: e0800001 add r0, r0, r1
Disassembly of section \.func1:
04005000 <v1>:
4005000: e0800001 add r0, r0, r1
4005004: 00000000 andeq r0, r0, r0
.+ <v1>:
[^:]+: e0800001 add r0, r0, r1
[^:]+: 00000000 andeq r0, r0, r0
Disassembly of section \.func3:
04015000 <\.func3>:
4015000: e0800001 add r0, r0, r1
4015004: e0800001 add r0, r0, r1
4015008: e0800001 add r0, r0, r1
401500c: e0800001 add r0, r0, r1
4015010: e0800001 add r0, r0, r1
4015014: 00000000 andeq r0, r0, r0
.+ <\.func3>:
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: 00000000 andeq r0, r0, r0
Disassembly of section \.rodata:
04015018 <\.rodata>:
4015018: 00000004 andeq r0, r0, r4
.+ <\.rodata>:
[^:]+: 00000000 andeq r0, r0, r0
Disassembly of section \.ARM\.attributes:
00000000 <\.ARM\.attributes>:
0: 00001141 andeq r1, r0, r1, asr #2
4: 61656100 cmnvs r5, r0, lsl #2
8: 01006962 tsteq r0, r2, ror #18
c: 00000007 andeq r0, r0, r7
10: Address 0x0000000000000010 is out of bounds.
.+ <\.ARM\.attributes>:
[^:]+: .+
[^:]+: .+
[^:]+: .+
[^:]+: .+
[^:]+: .+

View File

@ -7,21 +7,21 @@
Disassembly of section \.func2:
04018280 <\.func2>:
4018280: e0800001 add r0, r0, r1
.+ <\.func2>:
[^:]+: e0800001 add r0, r0, r1
Disassembly of section \.func1:
04005000 <v1>:
4005000: e0800001 add r0, r0, r1
4005004: 00000000 \.word 0x00000000
.+ <v1>:
[^:]+: e0800001 add r0, r0, r1
[^:]+: 00000000 \.word 0x00000000
Disassembly of section \.func3:
04015000 <\.func3>:
4015000: e0800001 add r0, r0, r1
4015004: e0800001 add r0, r0, r1
4015008: e0800001 add r0, r0, r1
401500c: e0800001 add r0, r0, r1
4015010: e0800001 add r0, r0, r1
4015014: 00000000 \.word 0x00000000
.+ <\.func3>:
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: e0800001 add r0, r0, r1
[^:]+: 00000000 \.word 0x00000000

View File

@ -21,9 +21,9 @@ v1:
.data
.section .global,"aw",%progbits
.word 1
.word 1
.word 1
.word 0
.word 0
.word 0
.section .rodata
.word 4
.word 0