2004-10-01 15:29:34 +08:00
|
|
|
/* Target-dependent code for Renesas M32R, for GDB.
|
|
|
|
|
|
2023-01-01 20:49:04 +08:00
|
|
|
Copyright (C) 2004-2023 Free Software Foundation, Inc.
|
2004-10-01 15:29:34 +08:00
|
|
|
|
|
|
|
|
This file is part of GDB.
|
|
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
2007-08-24 02:08:50 +08:00
|
|
|
the Free Software Foundation; either version 3 of the License, or
|
2004-10-01 15:29:34 +08:00
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
2007-08-24 02:08:50 +08:00
|
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
2004-10-01 15:29:34 +08:00
|
|
|
|
|
|
|
|
#ifndef M32R_TDEP_H
|
|
|
|
|
#define M32R_TDEP_H
|
|
|
|
|
|
gdb: fix gdbarch_tdep ODR violation
I would like to be able to use non-trivial types in gdbarch_tdep types.
This is not possible at the moment (in theory), because of the one
definition rule.
To allow it, rename all gdbarch_tdep types to <arch>_gdbarch_tdep, and
make them inherit from a gdbarch_tdep base class. The inheritance is
necessary to be able to pass pointers to all these <arch>_gdbarch_tdep
objects to gdbarch_alloc, which takes a pointer to gdbarch_tdep.
These objects are never deleted through a base class pointer, so I
didn't include a virtual destructor. In the future, if gdbarch objects
deletable, I could imagine that the gdbarch_tdep objects could become
owned by the gdbarch objects, and then it would become useful to have a
virtual destructor (so that the gdbarch object can delete the owned
gdbarch_tdep object). But that's not necessary right now.
It turns out that RISC-V already has a gdbarch_tdep that is
non-default-constructible, so that provides a good motivation for this
change.
Most changes are fairly straightforward, mostly needing to add some
casts all over the place. There is however the xtensa architecture,
doing its own little weird thing to define its gdbarch_tdep. I did my
best to adapt it, but I can't test those changes.
Change-Id: Ic001903f91ddd106bd6ca09a79dabe8df2d69f3b
2021-11-16 00:29:39 +08:00
|
|
|
#include "gdbarch.h"
|
|
|
|
|
|
2022-07-25 19:07:11 +08:00
|
|
|
struct m32r_gdbarch_tdep : gdbarch_tdep_base
|
2004-10-01 15:29:34 +08:00
|
|
|
{
|
2011-01-09 11:20:33 +08:00
|
|
|
/* gdbarch target dependent data here. Currently unused for M32R. */
|
2004-10-01 15:29:34 +08:00
|
|
|
};
|
|
|
|
|
|
2011-01-09 11:20:33 +08:00
|
|
|
/* m32r register names. */
|
2004-10-01 15:29:34 +08:00
|
|
|
|
|
|
|
|
enum m32r_regnum
|
|
|
|
|
{
|
|
|
|
|
R0_REGNUM = 0,
|
|
|
|
|
R3_REGNUM = 3,
|
|
|
|
|
M32R_FP_REGNUM = 13,
|
|
|
|
|
LR_REGNUM = 14,
|
|
|
|
|
M32R_SP_REGNUM = 15,
|
|
|
|
|
PSW_REGNUM = 16,
|
|
|
|
|
CBR_REGNUM = 17,
|
|
|
|
|
SPU_REGNUM = 18,
|
|
|
|
|
SPI_REGNUM = 19,
|
|
|
|
|
M32R_PC_REGNUM = 21,
|
2011-01-09 11:20:33 +08:00
|
|
|
/* m32r calling convention. */
|
2004-10-01 15:29:34 +08:00
|
|
|
ARG1_REGNUM = R0_REGNUM,
|
|
|
|
|
ARGN_REGNUM = R3_REGNUM,
|
|
|
|
|
RET1_REGNUM = R0_REGNUM,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#define M32R_NUM_REGS 25
|
|
|
|
|
|
|
|
|
|
#endif /* m32r-tdep.h */
|
