2016-03-31 01:13:31 +08:00
|
|
|
/**** Bit Manipulation Instructions ****/
|
|
|
|
|
|
2016-03-16 06:01:34 +08:00
|
|
|
/* movl<.cl> */
|
2016-03-31 01:13:31 +08:00
|
|
|
{ "movh", 0x48080000, 0xf81f0000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST, NPS_R_SRC1, NPS_UIMM16 }, { 0 }},
|
|
|
|
|
{ "movh", 0x48180000, 0xf81f0000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST, NPS_UIMM16 }, { C_NPS_CL }},
|
2016-03-16 06:01:34 +08:00
|
|
|
|
|
|
|
|
/* movl<.cl> */
|
2016-03-31 01:13:31 +08:00
|
|
|
{ "movl", 0x48090000, 0xf81f0000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST, NPS_R_SRC1, NPS_UIMM16 }, { 0 }},
|
|
|
|
|
{ "movl", 0x48190000, 0xf81f0000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST, NPS_UIMM16 }, { C_NPS_CL }},
|
2016-03-16 06:01:34 +08:00
|
|
|
|
|
|
|
|
/* movb<.f><.cl> */
|
2016-03-31 01:13:31 +08:00
|
|
|
{ "movb", 0x48010000, 0xf80f8000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_BITOP_DST_POS, NPS_BITOP_SRC_POS, NPS_BITOP_SIZE }, { C_NPS_F }},
|
|
|
|
|
{ "movb", 0x48018000, 0xf80f8000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, NPS_BITOP_DST_POS, NPS_BITOP_SRC_POS, NPS_BITOP_SIZE }, { C_NPS_F, C_NPS_CL }},
|
arc/nps400: Add additional instructions
Adds the movbi, decode1, fbset, fbclear, encode0, encode1, rflt, crc16,
and crc32 instructions for the nps400 arc machine type.
gas/ChangeLog:
* testsuite/gas/arc/nps400-1.d: Update expected results.
* testsuite/gas/arc/nps400-1.s: Additional test cases.
opcodes/ChangeLog:
* arc-nps400-tbl.h: Add movbi, decode1, fbset, fbclear, encode0,
encode1, rflt, crc16, and crc32 instructions.
* arc-opc.c (arc_flag_operands): Add F_NPS_R.
(arc_flag_classes): Add C_NPS_R.
(insert_nps_bitop_size_2b): New function.
(extract_nps_bitop_size_2b): Likewise.
(insert_nps_bitop_uimm8): Likewise.
(extract_nps_bitop_uimm8): Likewise.
(arc_operands): Add new operand entries.
2016-03-22 02:49:34 +08:00
|
|
|
|
|
|
|
|
/* movbi<.f><.cl> */
|
|
|
|
|
{ "movbi", 0x480f0000, 0xf80f8000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST, NPS_R_SRC1, NPS_BITOP_UIMM8, NPS_BITOP_DST_POS, NPS_BITOP_SIZE_2B }, { C_NPS_F }},
|
|
|
|
|
{ "movbi", 0x480f8000, 0xf80f8000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST, NPS_BITOP_UIMM8, NPS_BITOP_DST_POS, NPS_BITOP_SIZE_2B }, { C_NPS_F, C_NPS_CL }},
|
|
|
|
|
|
|
|
|
|
/* decode1<.f> */
|
|
|
|
|
{ "decode1", 0x48038040, 0xf80f83e0, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_BITOP_SRC_POS, NPS_BITOP_SIZE }, { C_NPS_F }},
|
|
|
|
|
|
|
|
|
|
/* decode1.cl<.f> */
|
|
|
|
|
{ "decode1", 0x48038060, 0xf80803e0, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, NPS_BITOP_DST_POS_SZ }, { C_NPS_CL, C_NPS_F }},
|
|
|
|
|
|
|
|
|
|
/* fbset<.f> */
|
|
|
|
|
{ "fbset", 0x48038000, 0xf80f83e0, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_BITOP_SRC_POS, NPS_BITOP_SIZE }, { C_NPS_F }},
|
|
|
|
|
|
|
|
|
|
/* fbclr<.f> */
|
|
|
|
|
{ "fbclr", 0x48030000, 0xf80f83e0, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_BITOP_SRC_POS, NPS_BITOP_SIZE }, { C_NPS_F }},
|
|
|
|
|
|
|
|
|
|
/* encode0<.f> */
|
|
|
|
|
{ "encode0", 0x48040000, 0xf80f8000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, NPS_BITOP_SRC_POS, NPS_BITOP_SIZE }, { C_NPS_F }},
|
|
|
|
|
|
|
|
|
|
/* encode1<.f> */
|
|
|
|
|
{ "encode1", 0x48048000, 0xf80f8000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, NPS_BITOP_SRC_POS, NPS_BITOP_SIZE }, { C_NPS_F }},
|
|
|
|
|
|
2016-06-02 21:03:23 +08:00
|
|
|
/* mrgb - 48 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* mrgb.cl - 48 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* mov2b - 48 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* mov2b.cl - 48 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* ext4 - 48 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* ext4.cl - 48 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* ins4 - 48 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* ins4.cl - 48 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* mov3b - 64 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* mov4b - 64 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* mov3bcl - 64 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* mov4bcl - 64 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* mov3b.cl - 64 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
/* mov4b.cl - 64 bit instruction, see arc_long_opcodes in arc-opc.c. */
|
|
|
|
|
|
arc/nps400: Add additional instructions
Adds the movbi, decode1, fbset, fbclear, encode0, encode1, rflt, crc16,
and crc32 instructions for the nps400 arc machine type.
gas/ChangeLog:
* testsuite/gas/arc/nps400-1.d: Update expected results.
* testsuite/gas/arc/nps400-1.s: Additional test cases.
opcodes/ChangeLog:
* arc-nps400-tbl.h: Add movbi, decode1, fbset, fbclear, encode0,
encode1, rflt, crc16, and crc32 instructions.
* arc-opc.c (arc_flag_operands): Add F_NPS_R.
(arc_flag_classes): Add C_NPS_R.
(insert_nps_bitop_size_2b): New function.
(extract_nps_bitop_size_2b): Likewise.
(insert_nps_bitop_uimm8): Likewise.
(extract_nps_bitop_uimm8): Likewise.
(arc_operands): Add new operand entries.
2016-03-22 02:49:34 +08:00
|
|
|
/* rflt a,b,c 00111bbb00101110FBBBCCCCCCAAAAAA */
|
|
|
|
|
{ "rflt", 0x382e0000, 0xf8ff8000, ARC_OPCODE_NPS400, BITOP, NONE, { RA, RB, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* rflt a,limm,c 0011111000101110F111CCCCCCAAAAAA */
|
|
|
|
|
{ "rflt", 0x3e2e7000, 0xfffff000, ARC_OPCODE_NPS400, BITOP, NONE, { RA, LIMM, RC }, { 0 }},
|
|
|
|
|
|
Add support for some variants of the ARC nps400 rflt instruction.
gas * testsuite/gas/arc/nps-400-1.s: Add rflt variants with
operands of types a,b,u6, 0,b,u6, and 0,b,limm.
* testsuite/gas/arc/nps-400-1.d: Likewise.
opcodes * arc-nps400-tbl.h: Add operands a,b,u6, 0,b,u6, and
0,b,limm to the rflt instruction.
2016-06-01 23:29:27 +08:00
|
|
|
/* rflt a,b,u6 00111bbb01101110FBBBuuuuuuAAAAAA */
|
|
|
|
|
{ "rflt", 0x386e0000, 0xf8ff8000, ARC_OPCODE_NPS400, BITOP, NONE, { RA, RB, NPS_RFLT_UIMM6 }, { 0 }},
|
|
|
|
|
|
arc/nps400: Add additional instructions
Adds the movbi, decode1, fbset, fbclear, encode0, encode1, rflt, crc16,
and crc32 instructions for the nps400 arc machine type.
gas/ChangeLog:
* testsuite/gas/arc/nps400-1.d: Update expected results.
* testsuite/gas/arc/nps400-1.s: Additional test cases.
opcodes/ChangeLog:
* arc-nps400-tbl.h: Add movbi, decode1, fbset, fbclear, encode0,
encode1, rflt, crc16, and crc32 instructions.
* arc-opc.c (arc_flag_operands): Add F_NPS_R.
(arc_flag_classes): Add C_NPS_R.
(insert_nps_bitop_size_2b): New function.
(extract_nps_bitop_size_2b): Likewise.
(insert_nps_bitop_uimm8): Likewise.
(extract_nps_bitop_uimm8): Likewise.
(arc_operands): Add new operand entries.
2016-03-22 02:49:34 +08:00
|
|
|
/* rflt 0,b,c 00111bbb00101110FBBBCCCCCC111110 */
|
|
|
|
|
{ "rflt", 0x382e003e, 0xf8ff803f, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, RB, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* rflt 0,limm,c 0011111000101110F111CCCCCC111110 */
|
|
|
|
|
{ "rflt", 0x3e2e703e, 0xfffff03f, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, LIMM, RC }, { 0 }},
|
|
|
|
|
|
Add support for some variants of the ARC nps400 rflt instruction.
gas * testsuite/gas/arc/nps-400-1.s: Add rflt variants with
operands of types a,b,u6, 0,b,u6, and 0,b,limm.
* testsuite/gas/arc/nps-400-1.d: Likewise.
opcodes * arc-nps400-tbl.h: Add operands a,b,u6, 0,b,u6, and
0,b,limm to the rflt instruction.
2016-06-01 23:29:27 +08:00
|
|
|
/* rflt 0,b,u6 00111bbb01101110FBBBuuuuuu111110 */
|
|
|
|
|
{ "rflt", 0x386e003e, 0xf8ff803f, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, RB, NPS_RFLT_UIMM6 }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* rflt 0,b,limm 00111bbb00101110FBBB111110111110 */
|
|
|
|
|
{ "rflt", 0x382e0fbe, 0xf8ff8fff, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, RB, LIMM }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* rflt a,b,limm 00111bbb00101110FBBB111110AAAAAA */
|
|
|
|
|
{ "rflt", 0x382e0f80, 0xf8ff8fc0, ARC_OPCODE_NPS400, BITOP, NONE, { RA, RB, LIMM }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* rflt a,limm,limm 0011111000101110F111111110AAAAAA */
|
|
|
|
|
{ "rflt", 0x3e2e7f80, 0xffffffc0, ARC_OPCODE_NPS400, BITOP, NONE, { RA, LIMM, LIMMdup }, { 0 }},
|
arc/nps400: Add additional instructions
Adds the movbi, decode1, fbset, fbclear, encode0, encode1, rflt, crc16,
and crc32 instructions for the nps400 arc machine type.
gas/ChangeLog:
* testsuite/gas/arc/nps400-1.d: Update expected results.
* testsuite/gas/arc/nps400-1.s: Additional test cases.
opcodes/ChangeLog:
* arc-nps400-tbl.h: Add movbi, decode1, fbset, fbclear, encode0,
encode1, rflt, crc16, and crc32 instructions.
* arc-opc.c (arc_flag_operands): Add F_NPS_R.
(arc_flag_classes): Add C_NPS_R.
(insert_nps_bitop_size_2b): New function.
(extract_nps_bitop_size_2b): Likewise.
(insert_nps_bitop_uimm8): Likewise.
(extract_nps_bitop_uimm8): Likewise.
(arc_operands): Add new operand entries.
2016-03-22 02:49:34 +08:00
|
|
|
|
|
|
|
|
/* rflt a,limm,u6 0011111001101110F111uuuuuuAAAAAA */
|
|
|
|
|
{ "rflt", 0x3e6e7000, 0xfffff000, ARC_OPCODE_NPS400, BITOP, NONE, { RA, LIMM, NPS_RFLT_UIMM6 }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* rflt 0,limm,u6 0011111001101110F111uuuuuu111110 */
|
|
|
|
|
{ "rflt", 0x3e6e703e, 0xfffff03f, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, LIMM, NPS_RFLT_UIMM6 }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* crc16<.r> a,b,c 00111bbb00110011RBBBCCCCCCAAAAAA */
|
|
|
|
|
{ "crc16", 0x38330000, 0xf8ff0000, ARC_OPCODE_NPS400, BITOP, NONE, { RA, RB, RC }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc16<.r> a,limm,c 0011111000110011R111CCCCCCAAAAAA */
|
|
|
|
|
{ "crc16", 0x3e337000, 0xffff7000, ARC_OPCODE_NPS400, BITOP, NONE, { RA, LIMM, RC }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc16<.r> a,b,u6 00111bbb01110011RBBBuuuuuuAAAAAA */
|
|
|
|
|
{ "crc16", 0x38730000, 0xf8ff0000, ARC_OPCODE_NPS400, BITOP, NONE, { RA, RB, UIMM6_20 }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc16<.r> 0,b,c 00111bbb00110011RBBBCCCCCC111110 */
|
|
|
|
|
{ "crc16", 0x3833003e, 0xf8ff003f, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, RB, RC }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc16<.r> 0,limm,c 0011111000110011R111CCCCCC111110 */
|
|
|
|
|
{ "crc16", 0x3e33703e, 0xffff703f, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, LIMM, RC }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc16<.r> 0,b,u6 00111bbb01110011RBBBuuuuuu111110 */
|
|
|
|
|
{ "crc16", 0x3873003e, 0xf8ff003f, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, RB, UIMM6_20 }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc16<.r> 0,b,limm 00111bbb00110011RBBB111110111110 */
|
|
|
|
|
{ "crc16", 0x38330fbe, 0xf8ff0fff, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, RB, LIMM }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc16<.r> a,b,limm 00111bbb00110011RBBB111110AAAAAA */
|
|
|
|
|
{ "crc16", 0x38330f80, 0xf8ff0fc0, ARC_OPCODE_NPS400, BITOP, NONE, { RA, RB, LIMM }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc16<.r> a,limm,limm 0011111000110011R111111110AAAAAA */
|
|
|
|
|
{ "crc16", 0x3e337f80, 0xffff7fc0, ARC_OPCODE_NPS400, BITOP, NONE, { RA, LIMM, LIMMdup }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc16<.r> a,limm,u6 0011111001110011R111uuuuuuAAAAAA */
|
|
|
|
|
{ "crc16", 0x3e737000, 0xffff7000, ARC_OPCODE_NPS400, BITOP, NONE, { RA, LIMM, UIMM6_20 }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc16<.r> 0,limm,u6 0011111001110011R111uuuuuu111110 */
|
|
|
|
|
{ "crc16", 0x3e73703e, 0xffff703f, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, LIMM, UIMM6_20 }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc32<.r> a,b,c 00111 bbb 00 110100 R BBB CCCCCC AAAAAA */
|
|
|
|
|
{ "crc32", 0x38340000, 0xf8ff0000, ARC_OPCODE_NPS400, BITOP, NONE, { RA, RB, RC }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc32<.r> a,limm,c 00111 110 00 110100 R 111 CCCCCC AAAAAA */
|
|
|
|
|
{ "crc32", 0x3e347000, 0xffff7000, ARC_OPCODE_NPS400, BITOP, NONE, { RA, LIMM, RC }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc32<.r> a,b,u6 00111 bbb 01 110100 R BBB uuuuuu AAAAAA */
|
|
|
|
|
{ "crc32", 0x38740000, 0xf8ff0000, ARC_OPCODE_NPS400, BITOP, NONE, { RA, RB, UIMM6_20 }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc32<.r> 0,b,c 00111 bbb 00 110100 R BBB CCCCCC 111110 */
|
|
|
|
|
{ "crc32", 0x3834003e, 0xf8ff003f, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, RB, RC }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc32<.r> 0,limm,c 00111 110 00 110100 R 111 CCCCCC 111110 */
|
|
|
|
|
{ "crc32", 0x3e34703e, 0xffff703f, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, LIMM, RC }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc32<.r> 0,b,u6 00111 bbb 01 110100 R BBB uuuuuu 111110 */
|
|
|
|
|
{ "crc32", 0x3874003e, 0xf8ff003f, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, RB, UIMM6_20 }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc32<.r> 0,b,limm 00111 bbb 00 110100 R BBB 111110 111110 */
|
|
|
|
|
{ "crc32", 0x38340fbe, 0xf8ff0fff, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, RB, LIMM }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc32<.r> a,b,limm 00111 bbb 00 110100 R BBB 111110 AAAAAA */
|
|
|
|
|
{ "crc32", 0x38340f80, 0xf8ff0fc0, ARC_OPCODE_NPS400, BITOP, NONE, { RA, RB, LIMM }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc32<.r> a,limm,limm 00111 110 00 110100 R 111 111110 AAAAAA */
|
|
|
|
|
{ "crc32", 0x3e347f80, 0xffff7fc0, ARC_OPCODE_NPS400, BITOP, NONE, { RA, LIMM, LIMMdup }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc32<.r> a,limm,u6 00111 110 01 110100 R 111 uuuuuu AAAAAA */
|
|
|
|
|
{ "crc32", 0x3e747000, 0xffff7000, ARC_OPCODE_NPS400, BITOP, NONE, { RA, LIMM, UIMM6_20 }, { C_NPS_R }},
|
|
|
|
|
|
|
|
|
|
/* crc32<.r> 0,limm,u6 00111 110 01 110100 R 111 uuuuuu 111110 */
|
|
|
|
|
{ "crc32", 0x3e74703e, 0xffff703f, ARC_OPCODE_NPS400, BITOP, NONE, { ZA, LIMM, UIMM6_20 }, { C_NPS_R }},
|
2016-03-29 06:05:09 +08:00
|
|
|
|
opcodes/arc: Add yet more nps instructions
Add some more arc/nps400 instructions and the associated operands.
There's also a test added into the assembler.
gas/ChangeLog:
* testsuite/gas/arc/nps400-6.d: New file.
* testsuite/gas/arc/nps400-6.s: New file.
include/ChangeLog:
* opcode/arc.h (MAX_INSN_ARGS): Increase 6 to 8.
opcodes/ChangeLog:
* arc-nps400-tbl.h: Add addb, subb, adcb, sbcb, andb, xorb, orb,
fxorb, wxorb, shlb, shrb, notb, cntbb, div, mod, divm, and qcmp
instructions.
* arc-opc.c (insert_nps_bitop_size): Delete.
(extract_nps_bitop_size): Delete.
(MAKE_SRC_POS_INSERT_EXTRACT_FUNCS): Define, and use.
(extract_nps_qcmp_m3): Define.
(extract_nps_qcmp_m2): Define.
(extract_nps_qcmp_m1): Define.
(arc_flag_operands): Add F_NPS_SX, F_NPS_AR, F_NPS_AL.
(arc_flag_classes): Add C_NPS_SX, C_NPS_AR_AL
(arc_operands): Add NPS_SRC2_POS, NPS_SRC1_POS, NPS_ADDB_SIZE,
NPS_ANDB_SIZE, NPS_FXORB_SIZ, NPS_WXORB_SIZ, NPS_R_XLDST,
NPS_DIV_UIMM4, NPS_QCMP_SIZE, NPS_QCMP_M1, NPS_QCMP_M2, and
NPS_QCMP_M3.
2016-04-02 02:51:50 +08:00
|
|
|
/**** Arithmetic & Logic Instructions ****/
|
|
|
|
|
|
|
|
|
|
#define ADDB_LIKE(NAME,SUBOP2) \
|
|
|
|
|
{ NAME, (0x48000000 | SUBOP2), 0xf80f001f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_SRC1_POS, NPS_SRC2_POS, NPS_ADDB_SIZE }, { C_NPS_F, C_NPS_SX }},
|
|
|
|
|
|
|
|
|
|
ADDB_LIKE ("addb", 0)
|
|
|
|
|
ADDB_LIKE ("subb", 4)
|
|
|
|
|
ADDB_LIKE ("adcb", 5)
|
|
|
|
|
ADDB_LIKE ("sbcb", 6)
|
|
|
|
|
|
|
|
|
|
#define ANDB_LIKE(NAME,SUBOP2,SIZE_OPERAND) \
|
|
|
|
|
{ NAME, (0x48000000 | SUBOP2), 0xf80f001f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_SRC1_POS, NPS_SRC2_POS, SIZE_OPERAND }, { C_NPS_F }},
|
|
|
|
|
|
|
|
|
|
ANDB_LIKE ("andb", 1, NPS_ANDB_SIZE)
|
|
|
|
|
ANDB_LIKE ("xorb", 2, NPS_ANDB_SIZE)
|
|
|
|
|
ANDB_LIKE ("orb", 3, NPS_ANDB_SIZE)
|
|
|
|
|
ANDB_LIKE ("fxorb", 7, NPS_FXORB_SIZE)
|
|
|
|
|
ANDB_LIKE ("wxorb", 8, NPS_WXORB_SIZE)
|
|
|
|
|
ANDB_LIKE ("shlb", 0xb, NPS_ANDB_SIZE)
|
|
|
|
|
ANDB_LIKE ("shrb", 0xc, NPS_ANDB_SIZE)
|
|
|
|
|
|
|
|
|
|
#define NOTB_LIKE(NAME,SUBOP2) \
|
|
|
|
|
{ NAME, (0x48000000 | SUBOP2), 0xf80f001f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, NPS_SRC2_POS, NPS_ANDB_SIZE }, { C_NPS_F }},
|
|
|
|
|
|
|
|
|
|
NOTB_LIKE ("notb", 0x9)
|
|
|
|
|
NOTB_LIKE ("cntbb", 0xa)
|
|
|
|
|
|
|
|
|
|
#define DIV_LIKE(NAME,DIV_MODE) \
|
|
|
|
|
{ NAME, (0x4800000d | DIV_MODE << 14), 0xf80fc3ff, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_SRC1_POS, NPS_SRC2_POS, }, { C_NPS_F }}, \
|
|
|
|
|
{ NAME, (0x4800020d | DIV_MODE << 14), 0xf8efc21f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_DIV_UIMM4, NPS_SRC1_POS }, { C_NPS_F }},
|
|
|
|
|
|
|
|
|
|
DIV_LIKE ("div", 0x1)
|
|
|
|
|
DIV_LIKE ("mod", 0x2)
|
|
|
|
|
DIV_LIKE ("divm", 0x0)
|
|
|
|
|
|
|
|
|
|
{ "qcmp", 0x4810000e, 0xf81f001e, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_SRC2_POS, NPS_QCMP_SIZE, NPS_QCMP_M1, NPS_QCMP_M2, NPS_QCMP_M3 }, { C_NPS_AR_AL }},
|
|
|
|
|
{ "qcmp", 0x481001ee, 0xf81f01fe, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_SRC2_POS, NPS_QCMP_SIZE, NPS_QCMP_M1, NPS_QCMP_M2 }, { C_NPS_AR_AL }},
|
|
|
|
|
{ "qcmp", 0x481001ee, 0xf81f81fe, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_SRC2_POS, NPS_QCMP_SIZE, NPS_QCMP_M1 }, { C_NPS_AR_AL }},
|
|
|
|
|
{ "qcmp", 0x481001ee, 0xf81fc1fe, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_SRC2_POS, NPS_QCMP_SIZE }, { C_NPS_AR_AL }},
|
|
|
|
|
|
|
|
|
|
{ "calcsd", 0x48000010, 0xf80f407f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_CALC_ENTRY_SIZE }, { C_NPS_F }},
|
|
|
|
|
{ "calcxd", 0x48004010, 0xf80f407f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_CALC_ENTRY_SIZE }, { C_NPS_F }},
|
|
|
|
|
|
2016-06-03 17:48:49 +08:00
|
|
|
{ "calcbsd", 0x48000030, 0xf80f407f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B }, { C_NPS_F }},
|
|
|
|
|
{ "calcbxd", 0x48004030, 0xf80f407f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B }, { C_NPS_F }},
|
|
|
|
|
|
|
|
|
|
{ "calckey", 0x48000050, 0xf80f407f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B }, { C_NPS_F }},
|
|
|
|
|
{ "calcxkey", 0x48004050, 0xf80f407f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B }, { C_NPS_F }},
|
|
|
|
|
|
|
|
|
|
{ "mxb", 0x580b0000, 0xf81f8007, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, NPS_FIELD_START_POS, NPS_FIELD_SIZE, NPS_SHIFT_FACTOR }, { 0 }},
|
|
|
|
|
{ "mxb", 0x580b8000, 0xf81f8007, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, NPS_FIELD_START_POS, NPS_FIELD_SIZE, NPS_SHIFT_FACTOR, NPS_BITS_TO_SCRAMBLE }, { C_NPS_S }},
|
|
|
|
|
{ "imxb", 0x580b0001, 0xf81f8007, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, NPS_FIELD_START_POS, NPS_FIELD_SIZE, NPS_SHIFT_FACTOR }, { 0 }},
|
|
|
|
|
{ "imxb", 0x580b8001, 0xf81f8007, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, NPS_FIELD_START_POS, NPS_FIELD_SIZE, NPS_SHIFT_FACTOR, NPS_BITS_TO_SCRAMBLE }, { C_NPS_S }},
|
|
|
|
|
|
|
|
|
|
#define ADDL_LIKE(NAME,SUBOP2,SHIM) \
|
|
|
|
|
{ NAME, (0x48000000 | (SUBOP2 << 16)), 0xf80f0000, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST, NPS_R_SRC1, SHIM }, { C_NPS_F }},
|
|
|
|
|
|
|
|
|
|
ADDL_LIKE ("addl", 0xA, NPS_SIMM16)
|
|
|
|
|
ADDL_LIKE ("subl", 0xB, NPS_SIMM16)
|
|
|
|
|
ADDL_LIKE ("orl", 0xC, NPS_UIMM16)
|
|
|
|
|
ADDL_LIKE ("andl", 0xD, NPS_UIMM16)
|
|
|
|
|
ADDL_LIKE ("xorl", 0xE, NPS_UIMM16)
|
|
|
|
|
|
|
|
|
|
{ "andab", 0x48000011, 0xf80f801f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, NPS_SRC2_POS_5B, NPS_BITOP_SIZE }, { C_NPS_F } },
|
|
|
|
|
{ "andab", 0x48008011, 0xf80f801f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_SRC2_POS_5B, NPS_BITOP_SIZE }, { C_NPS_F } },
|
|
|
|
|
{ "orab", 0x48000012, 0xf80f801f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, NPS_SRC2_POS_5B, NPS_BITOP_SIZE }, { C_NPS_F } },
|
|
|
|
|
{ "orab", 0x48008012, 0xf80f801f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_SRC2_POS_5B, NPS_BITOP_SIZE }, { C_NPS_F } },
|
|
|
|
|
|
|
|
|
|
{ "lbdsize", 0x382f0005, 0xf8ff003f, ARC_OPCODE_NPS400, ARITH, NONE, { RB, RC }, { C_F }},
|
|
|
|
|
|
|
|
|
|
{ "bdlen", 0x48000013, 0xf80fc01f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, NPS_BDLEN_MAX_LEN }, { C_NPS_F }},
|
|
|
|
|
{ "bdlen", 0x48004013, 0xf80fc01f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B }, { C_NPS_F }},
|
|
|
|
|
{ "bdlen", 0x48008013, 0xf80fc01f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, NPS_BDLEN_MAX_LEN }, { C_NPS_F }},
|
|
|
|
|
{ "bdlen", 0x4800c013, 0xf80fc01f, ARC_OPCODE_NPS400, ARITH, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B }, { C_NPS_F }},
|
|
|
|
|
|
|
|
|
|
/* csma a,b,c 00111bbb00100001FBBBCCCCCCAAAAAA */
|
|
|
|
|
{ "csma", 0x382a0000, 0xf8ff8000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csma a,limm,c 0011111000100001F111CCCCCCAAAAAA */
|
|
|
|
|
{ "csma", 0x3e2a7000, 0xfffff000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, LIMM, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csma a,b,u6 00111bbb01100001FBBBuuuuuuAAAAAA */
|
|
|
|
|
{ "csma", 0x386a0000, 0xf8ff8000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, UIMM6_20 }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csma 0,b,c 00111bbb00100001FBBBCCCCCC111110 */
|
|
|
|
|
{ "csma", 0x382a003e, 0xf8ff803f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, RB, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csma 0,limm,c 0011111000100001F111CCCCCC111110 */
|
|
|
|
|
{ "csma", 0x3e2a703e, 0xfffff03f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, LIMM, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csma 0,b,u6 00111bbb01100001FBBBuuuuuu111110 */
|
|
|
|
|
{ "csma", 0x386a003e, 0xf8ff803f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, RB, UIMM6_20 }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csma 0,b,limm 00111bbb00100001FBBB111110111110 */
|
|
|
|
|
{ "csma", 0x382a0fbe, 0xf8ff8fff, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, RB, LIMM }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csma a,b,limm 00111bbb00100001FBBB111110AAAAAA */
|
|
|
|
|
{ "csma", 0x382a0f80, 0xf8ff8fc0, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, LIMM }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csma a,limm,limm 0011111000100001F111111110AAAAAA */
|
|
|
|
|
{ "csma", 0x3e2a7f80, 0xffffffc0, ARC_OPCODE_NPS400, ARITH, NONE, { RA, LIMM, LIMMdup }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csma a,limm,u6 0011111001100001F111uuuuuuAAAAAA */
|
|
|
|
|
{ "csma", 0x3e6a7000, 0xfffff000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, LIMM, UIMM6_20 }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csma 0,limm,u6 0011111001100001F111uuuuuu111110 */
|
|
|
|
|
{ "csma", 0x3e6a703e, 0xfffff03f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, LIMM, UIMM6_20 }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csms a,b,c 00111bbb00101100FBBBCCCCCCAAAAAA */
|
|
|
|
|
{ "csms", 0x382c0000, 0xf8ff8000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csma a,limm,c 0011111000101100F111CCCCCCAAAAAA */
|
|
|
|
|
{ "csms", 0x3e2c7000, 0xfffff000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, LIMM, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csms a,b,u6 00111bbb01101100FBBBuuuuuuAAAAAA */
|
|
|
|
|
{ "csms", 0x386c0000, 0xf8ff8000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, UIMM6_20 }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csms 0,b,c 00111bbb00101100FBBBCCCCCC111110 */
|
|
|
|
|
{ "csms", 0x382c003e, 0xf8ff803f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, RB, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csms 0,limm,c 0011111000101100F111CCCCCC111110 */
|
|
|
|
|
{ "csms", 0x3e2c703e, 0xfffff03f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, LIMM, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csms 0,b,u6 00111bbb01101100FBBBuuuuuu111110 */
|
|
|
|
|
{ "csms", 0x386c003e, 0xf8ff803f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, RB, UIMM6_20 }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csms 0,b,limm 00111bbb00101100FBBB111110111110 */
|
|
|
|
|
{ "csms", 0x382c0fbe, 0xf8ff8fff, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, RB, LIMM }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csms a,b,limm 00111bbb00101100FBBB111110AAAAAA */
|
|
|
|
|
{ "csms", 0x382c0f80, 0xf8ff8fc0, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, LIMM }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csms a,limm,limm 0011111000101100F111111110AAAAAA */
|
|
|
|
|
{ "csms", 0x3e2c7f80, 0xffffffc0, ARC_OPCODE_NPS400, ARITH, NONE, { RA, LIMM, LIMMdup }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csms a,limm,u6 0011111001101100F111uuuuuuAAAAAA */
|
|
|
|
|
{ "csms", 0x3e6c7000, 0xfffff000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, LIMM, UIMM6_20 }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* csms 0,limm,u6 0011111001101100F111uuuuuu111110 */
|
|
|
|
|
{ "csms", 0x3e6c703e, 0xfffff03f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, LIMM, UIMM6_20 }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* cbba a,b,c 00111bbb00101101FBBBCCCCCCAAAAAA */
|
|
|
|
|
{ "cbba", 0x382d0000, 0xf8ff0000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, RC }, { C_F }},
|
|
|
|
|
|
|
|
|
|
/* cbba a,limm,c 0011111000101101F111CCCCCCAAAAAA */
|
|
|
|
|
{ "cbba", 0x3e2d7000, 0xffff7000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, LIMM, RC }, { C_F }},
|
|
|
|
|
|
|
|
|
|
/* cbba a,b,u6 00111bbb01101101FBBBuuuuuuAAAAAA */
|
|
|
|
|
{ "cbba", 0x386d0000, 0xf8ff0000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, UIMM6_20 }, { C_F }},
|
|
|
|
|
|
|
|
|
|
/* cbba 0,b,c 00111bbb00101101FBBBCCCCCC111110 */
|
|
|
|
|
{ "cbba", 0x382d003e, 0xf8ff003f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, RB, RC }, { C_F }},
|
|
|
|
|
|
|
|
|
|
/* cbba 0,limm,c 0011111000101101F111CCCCCC111110 */
|
|
|
|
|
{ "cbba", 0x3e2d703e, 0xffff703f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, LIMM, RC }, { C_F }},
|
|
|
|
|
|
|
|
|
|
/* cbba 0,b,u6 00111bbb01101101FBBBuuuuuu111110 */
|
|
|
|
|
{ "cbba", 0x386d003e, 0xf8ff003f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, RB, UIMM6_20 }, { C_F }},
|
|
|
|
|
|
|
|
|
|
/* cbba 0,b,limm 00111bbb00101101FBBB111110111110 */
|
|
|
|
|
{ "cbba", 0x382d0fbe, 0xf8ff0fff, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, RB, LIMM }, { C_F }},
|
|
|
|
|
|
|
|
|
|
/* cbba a,b,limm 00111bbb00101101FBBB111110AAAAAA */
|
|
|
|
|
{ "cbba", 0x382d0f80, 0xf8ff0fc0, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, LIMM }, { C_F }},
|
|
|
|
|
|
|
|
|
|
/* cbba a,limm,limm 0011111000101101F111111110AAAAAA */
|
|
|
|
|
{ "cbba", 0x3e2d7f80, 0xffff7fc0, ARC_OPCODE_NPS400, ARITH, NONE, { RA, LIMM, LIMMdup }, { C_F }},
|
|
|
|
|
|
|
|
|
|
/* cbba a,limm,u6 0011111001101101F111uuuuuuAAAAAA */
|
|
|
|
|
{ "cbba", 0x3e6d7000, 0xffff7000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, LIMM, UIMM6_20 }, { C_F }},
|
|
|
|
|
|
|
|
|
|
/* cbba 0,limm,u6 0011111001101101F111uuuuuu111110 */
|
|
|
|
|
{ "cbba", 0x3e6d703e, 0xffff703f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, LIMM, UIMM6_20 }, { C_F }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> a,b,c 00111bbb001101010BBBCCCCCCAAAAAA */
|
|
|
|
|
{ "zncv", 0x38350000, 0xf8ff0000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, RC }, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> a,b,u6 00111bbb011101010BBBuuuuuuAAAAAA */
|
|
|
|
|
{ "zncv", 0x38750000, 0xf8ff0000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, UIMM6_20}, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> b,b,s12 00111bbb101101010BBBssssssSSSSSS */
|
|
|
|
|
{ "zncv", 0x38b50000, 0xf8ff0000, ARC_OPCODE_NPS400, ARITH, NONE, { RB, RBdup, SIMM12_20 }, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> a,b,limm 00111bbb001101010BBB111110AAAAAA */
|
|
|
|
|
{ "zncv", 0x38350f80, 0xf8ff0fc0, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, LIMM }, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> a,limm,c 00111110001101010111CCCCCCAAAAAA */
|
|
|
|
|
{ "zncv", 0x3e357000, 0xffff7000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, LIMM, RC }, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> a,limm,u6 00111110011101010111uuuuuuAAAAAA */
|
|
|
|
|
{ "zncv", 0x3e757000, 0xffff7000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, LIMM, UIMM6_20 }, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> a,limm,limm 00111110001101010111111110AAAAAA */
|
|
|
|
|
{ "zncv", 0x3e357f80, 0xffff7fc0, ARC_OPCODE_NPS400, ARITH, NONE, { RA, LIMM, LIMMdup }, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> 0,b,c 00111bbb001101010BBBCCCCCC111110 */
|
|
|
|
|
{ "zncv", 0x3835003e, 0xf8ff003f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, RB, RC }, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> 0,b,u6 00111bbb011101010BBBuuuuuu111110 */
|
|
|
|
|
{ "zncv", 0x3875003e, 0xf8ff003f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, RB, UIMM6_20 }, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> 0,b,limm 00111bbb001101010BBB111110111110 */
|
|
|
|
|
{ "zncv", 0x38350fbe, 0xf8ff0fff, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, RB, LIMM }, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> 0,limm,c 00111110001101010111CCCCCC111110 */
|
|
|
|
|
{ "zncv", 0x3e35703e, 0xffff703f, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, LIMM, RC }, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> 0,limm,u6 00111110011101010111uuuuuu111110 */
|
|
|
|
|
{ "zncv", 0x3e75703e, 0xffff7000, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, LIMM, UIMM6_20 }, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* zncv<.rd|.wr> 0,limm,s12 00111110101101010111ssssssSSSSSS */
|
|
|
|
|
{ "zncv", 0x3eb57000, 0xffff7000, ARC_OPCODE_NPS400, ARITH, NONE, { ZA, LIMM, SIMM12_20 }, { C_NPS_ZNCV }},
|
|
|
|
|
|
|
|
|
|
/* hofs a,b,c */
|
|
|
|
|
{ "hofs", 0x38360000, 0xf8ff0000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, RC }, { C_F }},
|
|
|
|
|
|
|
|
|
|
/* hofs a,b,min_hofs,psbc */
|
|
|
|
|
{ "hofs", 0x38760000, 0xf8ff0000, ARC_OPCODE_NPS400, ARITH, NONE, { RA, RB, NPS_MIN_HOFS, NPS_PSBC }, { C_F }},
|
|
|
|
|
|
2016-04-01 02:51:14 +08:00
|
|
|
/**** Protocol Decoder Instructions ****/
|
|
|
|
|
|
|
|
|
|
/* dctcp b,c 00111bbb001011110bbbcccccc000000 */
|
|
|
|
|
{ "dctcp", 0x382f0000, 0xf8ff803f, ARC_OPCODE_NPS400, NET, NONE, { RB, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* dcip a,b,c 00111bbb001011110bbbccccccaaaaaa */
|
|
|
|
|
{ "dcip", 0x38290000, 0xf8ff8000, ARC_OPCODE_NPS400, NET, NONE, { RA, RB, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* dcet b,c 00111bbb001011110bbbcccccc000010 */
|
|
|
|
|
{ "dcet", 0x382f0002, 0xf8ff803f, ARC_OPCODE_NPS400, NET, NONE, { RB, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/* dcet a,b,c 00111bbb001000000bbbccccccaaaaaa */
|
|
|
|
|
{ "dcet", 0x38200000, 0xf8ff8000, ARC_OPCODE_NPS400, NET, NONE, { RA, RB, RC }, { 0 }},
|
|
|
|
|
|
|
|
|
|
/**** ACL Instructions ****/
|
|
|
|
|
|
|
|
|
|
/* dcacl<.f> a,b,c 00111bbb001001010bbbccccccaaaaaa */
|
|
|
|
|
{ "dcacl", 0x38250000, 0xf8ff0000, ARC_OPCODE_NPS400, ACL, NONE, { RA, RB, RC }, { C_F }},
|
|
|
|
|
|
2016-03-29 06:05:09 +08:00
|
|
|
/**** Pipeline Control Instructions ****/
|
|
|
|
|
|
|
|
|
|
/* schd<.rw|.rd> */
|
|
|
|
|
{ "schd", 0x3e6f7004, 0xffffff7f, ARC_OPCODE_NPS400, CONTROL, NONE, { 0 }, { C_NPS_SCHD_RW }},
|
|
|
|
|
|
|
|
|
|
/* schd.wft.<.ie1|.ie2|.ie12> */
|
|
|
|
|
{ "schd", 0x3e6f7044, 0xfffffcff, ARC_OPCODE_NPS400, CONTROL, NONE, { 0 }, { C_NPS_SCHD_TRIG, C_NPS_SCHD_IE }},
|
|
|
|
|
|
|
|
|
|
/* sync<.rd|.wr> */
|
|
|
|
|
{ "sync", 0x3e6f703f, 0xffffffbf, ARC_OPCODE_NPS400, CONTROL, NONE, { 0 }, { C_NPS_SYNC }},
|
|
|
|
|
|
|
|
|
|
/* hwscd.off B */
|
|
|
|
|
{ "hwschd", 0x386f00bf, 0xf8ff8fff, ARC_OPCODE_NPS400, CONTROL, NONE, { RB }, { C_NPS_HWS_OFF }},
|
|
|
|
|
|
|
|
|
|
/* hwscd.restore 0,C */
|
|
|
|
|
{ "hwschd", 0x3e6f7003, 0xfffff03f, ARC_OPCODE_NPS400, CONTROL, NONE, { ZA, RC }, { C_NPS_HWS_RESTORE }},
|
arc/nps400 : New cmem instructions and associated relocation
Add support for arc/nps400 cmem instructions, these load and store
instructions are hard-wired to access "0x57f00000 + 16-bit-offset".
Supporting this relocation required some additions to the arc relocation
handling in the bfd library, as well as the standard changes required to
add a new relocation type.
There's a test of the new instructions in the assembler, and a test of
the relocation in the linker.
bfd/ChangeLog:
* reloc.c: Add BFD_RELOC_ARC_NPS_CMEM16 entry.
* bfd-in2.h: Regenerate.
* libbfd.h: Regenerate.
* elf32-arc.c: Add 'opcode/arc.h' include.
(struct arc_relocation_data): Add symbol_name.
(arc_special_overflow_checks): New function.
(arc_do_relocation): Use arc_special_overflow_checks, reindent as
required, add an extra comment.
(elf_arc_relocate_section): Setup symbol_name in reloc_data.
gas/ChangeLog:
* testsuite/gas/arc/nps400-3.d: New file.
* testsuite/gas/arc/nps400-3.s: New file.
include/ChangeLog:
* elf/arc-reloc.def: Add ARC_NPS_CMEM16 reloc.
* opcode/arc.h (NPS_CMEM_HIGH_VALUE): Define.
ld/ChangeLog:
* testsuite/ld-arc/arc.exp: New file.
* testsuite/ld-arc/nps-1.s: New file.
* testsuite/ld-arc/nps-1a.d: New file.
* testsuite/ld-arc/nps-1b.d: New file.
* testsuite/ld-arc/nps-1b.err: New file.
opcodes/ChangeLog:
* arc-nps400-tbl.h: Add xldb, xldw, xld, xstb, xstw, and xst
instructions.
* arc-opc.c (insert_nps_cmem_uimm16): New function.
(extract_nps_cmem_uimm16): New function.
(arc_operands): Add NPS_XLDST_UIMM16 operand.
2016-03-30 07:02:19 +08:00
|
|
|
|
|
|
|
|
/**** Load / Store From (0x57f00000 + Offset) Instructions ****/
|
|
|
|
|
|
|
|
|
|
#define XLDST_LIKE(NAME,SUBOP2) \
|
|
|
|
|
{ NAME, (0x58000000 | (SUBOP2 << 16)), 0xf81f0000, ARC_OPCODE_NPS400, MEMORY, NONE, { NPS_R_DST, BRAKET, NPS_XLDST_UIMM16, BRAKETdup }, { 0 }},
|
|
|
|
|
|
|
|
|
|
XLDST_LIKE("xldb", 0x8)
|
|
|
|
|
XLDST_LIKE("xldw", 0x9)
|
|
|
|
|
XLDST_LIKE("xld", 0xa)
|
|
|
|
|
XLDST_LIKE("xstb", 0xc)
|
|
|
|
|
XLDST_LIKE("xstw", 0xd)
|
|
|
|
|
XLDST_LIKE("xst", 0xe)
|
