mirror of
https://git.kernel.org/pub/scm/utils/mmc/mmc-utils.git
synced 2024-11-14 13:34:21 +08:00
f3d144021c
Introduced a new FFU mode 2 of leveraging CMD25+CMD12 for Open-ended Multiple-block write to download the firmware bundle. In this mmode, the device remains in FFU mode during firmware download until the downloading is completed. Signed-off-by: Bean Huo <beanhuo@micron.com> Acked-by: Avri Altman <avri.altman@wdc.com> Message-ID: <20241025203454.162710-4-beanhuo@iokpp.de> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
254 lines
9.9 KiB
C
254 lines
9.9 KiB
C
/*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public
|
|
* License v2 as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public
|
|
* License along with this program; if not, write to the
|
|
* Free Software Foundation, Inc., 59 Temple Place - Suite 330,
|
|
* Boston, MA 021110-1307, USA.
|
|
*
|
|
* Modified to add field firmware update support,
|
|
* those modifications are Copyright (c) 2016 SanDisk Corp.
|
|
*/
|
|
|
|
#include <linux/major.h>
|
|
#include <linux/mmc/ioctl.h>
|
|
|
|
/* From kernel linux/mmc/mmc.h */
|
|
#define MMC_GO_IDLE_STATE 0 /* bc */
|
|
#define MMC_GO_IDLE_STATE_ARG 0x0
|
|
#define MMC_GO_PRE_IDLE_STATE_ARG 0xF0F0F0F0
|
|
#define MMC_BOOT_INITIATION_ARG 0xFFFFFFFA
|
|
#define MMC_SWITCH 6 /* ac [31:0] See below R1b */
|
|
#define MMC_SEND_EXT_CSD 8 /* adtc R1 */
|
|
#define MMC_STOP_TRANSMISSION 12 /* ac R1b */
|
|
#define MMC_SEND_STATUS 13 /* ac [31:16] RCA R1 */
|
|
#define R1_SWITCH_ERROR (1 << 7) /* sx, c */
|
|
#define MMC_SWITCH_MODE_WRITE_BYTE 0x03 /* Set target to value */
|
|
#define MMC_READ_MULTIPLE_BLOCK 18 /* adtc [31:0] data addr R1 */
|
|
#define MMC_SET_BLOCK_COUNT 23 /* adtc [31:0] data addr R1 */
|
|
#define MMC_WRITE_BLOCK 24 /* adtc [31:0] data addr R1 */
|
|
#define MMC_WRITE_MULTIPLE_BLOCK 25 /* adtc R1 */
|
|
#define MMC_SET_WRITE_PROT 28 /* ac [31:0] data addr R1b */
|
|
#define MMC_CLEAR_WRITE_PROT 29 /* ac [31:0] data addr R1b */
|
|
#define MMC_SEND_WRITE_PROT_TYPE 31 /* ac [31:0] data addr R1 */
|
|
#define MMC_ERASE_GROUP_START 35 /* ac [31:0] data addr R1 */
|
|
#define MMC_ERASE_GROUP_END 36 /* ac [31:0] data addr R1 */
|
|
#define MMC_ERASE 38 /* ac [31] Secure request
|
|
[30:16] set to 0
|
|
[15] Force Garbage Collect request
|
|
[14:2] set to 0
|
|
[1] Discard Enable
|
|
[0] Identify Write Blocks for
|
|
Erase (or TRIM Enable) R1b */
|
|
#define MMC_GEN_CMD 56 /* adtc [31:1] stuff bits.
|
|
[0]: RD/WR1 R1 */
|
|
|
|
#define R1_OUT_OF_RANGE (1 << 31) /* er, c */
|
|
#define R1_ADDRESS_ERROR (1 << 30) /* erx, c */
|
|
#define R1_BLOCK_LEN_ERROR (1 << 29) /* er, c */
|
|
#define R1_ERASE_SEQ_ERROR (1 << 28) /* er, c */
|
|
#define R1_ERASE_PARAM (1 << 27) /* ex, c */
|
|
#define R1_WP_VIOLATION (1 << 26) /* erx, c */
|
|
#define R1_CARD_IS_LOCKED (1 << 25) /* sx, a */
|
|
#define R1_LOCK_UNLOCK_FAILED (1 << 24) /* erx, c */
|
|
#define R1_COM_CRC_ERROR (1 << 23) /* er, b */
|
|
#define R1_ILLEGAL_COMMAND (1 << 22) /* er, b */
|
|
#define R1_CARD_ECC_FAILED (1 << 21) /* ex, c */
|
|
#define R1_CC_ERROR (1 << 20) /* erx, c */
|
|
#define R1_ERROR (1 << 19) /* erx, c */
|
|
#define R1_CID_CSD_OVERWRITE (1 << 16) /* erx, c, CID/CSD overwrite */
|
|
#define R1_WP_ERASE_SKIP (1 << 15) /* sx, c */
|
|
#define R1_CARD_ECC_DISABLED (1 << 14) /* sx, a */
|
|
#define R1_ERASE_RESET (1 << 13) /* sr, c */
|
|
#define R1_READY_FOR_DATA (1 << 8) /* sx, a */
|
|
#define R1_EXCEPTION_EVENT (1 << 6) /* sr, a */
|
|
#define R1_APP_CMD (1 << 5) /* sr, c */
|
|
|
|
/*
|
|
* EXT_CSD fields
|
|
*/
|
|
#define EXT_CSD_S_CMD_SET 504
|
|
#define EXT_CSD_HPI_FEATURE 503
|
|
#define EXT_CSD_BKOPS_SUPPORT 502 /* RO */
|
|
#define EXT_CSD_SUPPORTED_MODES 493 /* RO */
|
|
#define EXT_CSD_FFU_FEATURES 492 /* RO */
|
|
#define EXT_CSD_FFU_ARG_3 490 /* RO */
|
|
#define EXT_CSD_FFU_ARG_2 489 /* RO */
|
|
#define EXT_CSD_FFU_ARG_1 488 /* RO */
|
|
#define EXT_CSD_FFU_ARG_0 487 /* RO */
|
|
#define EXT_CSD_CMDQ_DEPTH 307 /* RO */
|
|
#define EXT_CSD_CMDQ_SUPPORT 308 /* RO */
|
|
#define EXT_CSD_NUM_OF_FW_SEC_PROG_3 305 /* RO */
|
|
#define EXT_CSD_NUM_OF_FW_SEC_PROG_2 304 /* RO */
|
|
#define EXT_CSD_NUM_OF_FW_SEC_PROG_1 303 /* RO */
|
|
#define EXT_CSD_NUM_OF_FW_SEC_PROG_0 302 /* RO */
|
|
#define EXT_CSD_DEVICE_LIFE_TIME_EST_TYP_B 269 /* RO */
|
|
#define EXT_CSD_DEVICE_LIFE_TIME_EST_TYP_A 268 /* RO */
|
|
#define EXT_CSD_PRE_EOL_INFO 267 /* RO */
|
|
#define EXT_CSD_FIRMWARE_VERSION 254 /* RO */
|
|
#define EXT_CSD_CACHE_SIZE_3 252
|
|
#define EXT_CSD_CACHE_SIZE_2 251
|
|
#define EXT_CSD_CACHE_SIZE_1 250
|
|
#define EXT_CSD_CACHE_SIZE_0 249
|
|
#define EXT_CSD_SEC_FEATURE_SUPPORT 231
|
|
#define EXT_CSD_BOOT_INFO 228 /* R/W */
|
|
#define EXT_CSD_BOOT_MULT 226 /* RO */
|
|
#define EXT_CSD_HC_ERASE_GRP_SIZE 224
|
|
#define EXT_CSD_HC_WP_GRP_SIZE 221
|
|
#define EXT_CSD_SEC_COUNT_3 215
|
|
#define EXT_CSD_SEC_COUNT_2 214
|
|
#define EXT_CSD_SEC_COUNT_1 213
|
|
#define EXT_CSD_SEC_COUNT_0 212
|
|
#define EXT_CSD_PART_SWITCH_TIME 199
|
|
#define EXT_CSD_REV 192
|
|
#define EXT_CSD_BOOT_CFG 179
|
|
#define EXT_CSD_PART_CONFIG 179
|
|
#define EXT_CSD_BOOT_BUS_CONDITIONS 177
|
|
#define EXT_CSD_ERASE_GROUP_DEF 175
|
|
#define EXT_CSD_BOOT_WP_STATUS 174
|
|
#define EXT_CSD_BOOT_WP 173
|
|
#define EXT_CSD_USER_WP 171
|
|
#define EXT_CSD_FW_CONFIG 169 /* R/W */
|
|
#define EXT_CSD_WR_REL_SET 167
|
|
#define EXT_CSD_WR_REL_PARAM 166
|
|
#define EXT_CSD_SANITIZE_START 165
|
|
#define EXT_CSD_BKOPS_EN 163 /* R/W */
|
|
#define EXT_CSD_RST_N_FUNCTION 162 /* R/W */
|
|
#define EXT_CSD_PARTITIONING_SUPPORT 160 /* RO */
|
|
#define EXT_CSD_MAX_ENH_SIZE_MULT_2 159
|
|
#define EXT_CSD_MAX_ENH_SIZE_MULT_1 158
|
|
#define EXT_CSD_MAX_ENH_SIZE_MULT_0 157
|
|
#define EXT_CSD_PARTITIONS_ATTRIBUTE 156 /* R/W */
|
|
#define EXT_CSD_PARTITION_SETTING_COMPLETED 155 /* R/W */
|
|
#define EXT_CSD_GP_SIZE_MULT_4_2 154
|
|
#define EXT_CSD_GP_SIZE_MULT_4_1 153
|
|
#define EXT_CSD_GP_SIZE_MULT_4_0 152
|
|
#define EXT_CSD_GP_SIZE_MULT_3_2 151
|
|
#define EXT_CSD_GP_SIZE_MULT_3_1 150
|
|
#define EXT_CSD_GP_SIZE_MULT_3_0 149
|
|
#define EXT_CSD_GP_SIZE_MULT_2_2 148
|
|
#define EXT_CSD_GP_SIZE_MULT_2_1 147
|
|
#define EXT_CSD_GP_SIZE_MULT_2_0 146
|
|
#define EXT_CSD_GP_SIZE_MULT_1_2 145
|
|
#define EXT_CSD_GP_SIZE_MULT_1_1 144
|
|
#define EXT_CSD_GP_SIZE_MULT_1_0 143
|
|
#define EXT_CSD_ENH_SIZE_MULT_2 142
|
|
#define EXT_CSD_ENH_SIZE_MULT_1 141
|
|
#define EXT_CSD_ENH_SIZE_MULT_0 140
|
|
#define EXT_CSD_ENH_START_ADDR_3 139
|
|
#define EXT_CSD_ENH_START_ADDR_2 138
|
|
#define EXT_CSD_ENH_START_ADDR_1 137
|
|
#define EXT_CSD_ENH_START_ADDR_0 136
|
|
#define EXT_CSD_NATIVE_SECTOR_SIZE 63 /* R */
|
|
#define EXT_CSD_USE_NATIVE_SECTOR 62 /* R/W */
|
|
#define EXT_CSD_DATA_SECTOR_SIZE 61 /* R */
|
|
#define EXT_CSD_EXT_PARTITIONS_ATTRIBUTE_1 53
|
|
#define EXT_CSD_EXT_PARTITIONS_ATTRIBUTE_0 52
|
|
#define EXT_CSD_CACHE_CTRL 33
|
|
#define EXT_CSD_MODE_CONFIG 30
|
|
#define EXT_CSD_MODE_OPERATION_CODES 29 /* W */
|
|
#define EXT_CSD_FFU_STATUS 26 /* R */
|
|
#define EXT_CSD_SECURE_REMOVAL_TYPE 16 /* R/W */
|
|
#define EXT_CSD_CMDQ_MODE_EN 15 /* R/W */
|
|
|
|
/*
|
|
* WR_REL_PARAM field definitions
|
|
*/
|
|
#define HS_CTRL_REL (1<<0)
|
|
#define EN_REL_WR (1<<2)
|
|
|
|
/*
|
|
* BKOPS_EN field definitions
|
|
*/
|
|
#define BKOPS_MAN_ENABLE (1<<0)
|
|
#define BKOPS_AUTO_ENABLE (1<<1)
|
|
|
|
/*
|
|
* EXT_CSD field definitions
|
|
*/
|
|
#define EXT_CSD_CONFIG_SECRM_TYPE (0x30)
|
|
#define EXT_CSD_SUPPORTED_SECRM_TYPE (0x0f)
|
|
#define EXT_CSD_FFU_INSTALL (0x01)
|
|
#define EXT_CSD_FFU_MODE (0x01)
|
|
#define EXT_CSD_NORMAL_MODE (0x00)
|
|
#define EXT_CSD_FFU (1<<0)
|
|
#define EXT_CSD_UPDATE_DISABLE (1<<0)
|
|
#define EXT_CSD_HPI_SUPP (1<<0)
|
|
#define EXT_CSD_HPI_IMPL (1<<1)
|
|
#define EXT_CSD_CMD_SET_NORMAL (1<<0)
|
|
/* NOTE: The eMMC spec calls the partitions "Area 1" and "Area 2", but Linux
|
|
* calls them mmcblk0boot0 and mmcblk0boot1. To avoid confustion between the two
|
|
* numbering schemes, this tool uses 0 and 1 throughout. */
|
|
#define EXT_CSD_BOOT_WP_S_AREA_1_PERM (0x08)
|
|
#define EXT_CSD_BOOT_WP_S_AREA_1_PWR (0x04)
|
|
#define EXT_CSD_BOOT_WP_S_AREA_0_PERM (0x02)
|
|
#define EXT_CSD_BOOT_WP_S_AREA_0_PWR (0x01)
|
|
#define EXT_CSD_BOOT_WP_B_SEC_WP_SEL (0x80)
|
|
#define EXT_CSD_BOOT_WP_B_PWR_WP_DIS (0x40)
|
|
#define EXT_CSD_BOOT_WP_B_PERM_WP_DIS (0x10)
|
|
#define EXT_CSD_BOOT_WP_B_PERM_WP_SEC_SEL (0x08)
|
|
#define EXT_CSD_BOOT_WP_B_PERM_WP_EN (0x04)
|
|
#define EXT_CSD_BOOT_WP_B_PWR_WP_SEC_SEL (0x02)
|
|
#define EXT_CSD_BOOT_WP_B_PWR_WP_EN (0x01)
|
|
#define EXT_CSD_BOOT_INFO_HS_MODE (1<<2)
|
|
#define EXT_CSD_BOOT_INFO_DDR_DDR (1<<1)
|
|
#define EXT_CSD_BOOT_INFO_ALT (1<<0)
|
|
#define EXT_CSD_BOOT_CFG_ACK (1<<6)
|
|
#define EXT_CSD_BOOT_CFG_EN (0x38)
|
|
#define EXT_CSD_BOOT_CFG_ACC (0x07)
|
|
#define EXT_CSD_RST_N_EN_MASK (0x03)
|
|
#define EXT_CSD_HW_RESET_EN (0x01)
|
|
#define EXT_CSD_HW_RESET_DIS (0x02)
|
|
#define EXT_CSD_PART_CONFIG_ACC_MASK (0x7)
|
|
#define EXT_CSD_PART_CONFIG_ACC_NONE (0x0)
|
|
#define EXT_CSD_PART_CONFIG_ACC_BOOT0 (0x1)
|
|
#define EXT_CSD_PART_CONFIG_ACC_BOOT1 (0x2)
|
|
#define EXT_CSD_PART_CONFIG_ACC_USER_AREA (0x7)
|
|
#define EXT_CSD_PART_CONFIG_ACC_ACK (0x40)
|
|
#define EXT_CSD_PARTITIONING_EN (1<<0)
|
|
#define EXT_CSD_ENH_ATTRIBUTE_EN (1<<1)
|
|
#define EXT_CSD_ENH_4 (1<<4)
|
|
#define EXT_CSD_ENH_3 (1<<3)
|
|
#define EXT_CSD_ENH_2 (1<<2)
|
|
#define EXT_CSD_ENH_1 (1<<1)
|
|
#define EXT_CSD_ENH_USR (1<<0)
|
|
#define EXT_CSD_REV_V5_1 8
|
|
#define EXT_CSD_REV_V5_0 7
|
|
#define EXT_CSD_REV_V4_5 6
|
|
#define EXT_CSD_REV_V4_4_1 5
|
|
#define EXT_CSD_REV_V4_3 3
|
|
#define EXT_CSD_REV_V4_2 2
|
|
#define EXT_CSD_REV_V4_1 1
|
|
#define EXT_CSD_REV_V4_0 0
|
|
#define EXT_CSD_SEC_GB_CL_EN (1<<4)
|
|
#define EXT_CSD_SEC_ER_EN (1<<0)
|
|
|
|
|
|
/* From kernel linux/mmc/core.h */
|
|
#define MMC_RSP_NONE 0 /* no response */
|
|
#define MMC_RSP_PRESENT (1 << 0)
|
|
#define MMC_RSP_136 (1 << 1) /* 136 bit response */
|
|
#define MMC_RSP_CRC (1 << 2) /* expect valid crc */
|
|
#define MMC_RSP_BUSY (1 << 3) /* card may send busy */
|
|
#define MMC_RSP_OPCODE (1 << 4) /* response contains opcode */
|
|
|
|
#define MMC_CMD_AC (0 << 5)
|
|
#define MMC_CMD_ADTC (1 << 5)
|
|
#define MMC_CMD_BC (2 << 5)
|
|
|
|
#define MMC_RSP_SPI_S1 (1 << 7) /* one status byte */
|
|
#define MMC_RSP_SPI_BUSY (1 << 10) /* card may send busy */
|
|
|
|
#define MMC_RSP_SPI_R1 (MMC_RSP_SPI_S1)
|
|
#define MMC_RSP_SPI_R1B (MMC_RSP_SPI_S1|MMC_RSP_SPI_BUSY)
|
|
|
|
#define MMC_RSP_R1 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
|
|
#define MMC_RSP_R1B (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE|MMC_RSP_BUSY)
|