mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-14 06:24:53 +08:00
1dccb5ec01
Adding documentation and dt-bindings file which contains MIO pin configuration defines for Xilinx ZynqMP pinctrl driver. Signed-off-by: Sai Krishna Potthuri <lakshmi.sai.krishna.potthuri@xilinx.com> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/1618485193-5403-3-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
20 lines
449 B
C
20 lines
449 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* MIO pin configuration defines for Xilinx ZynqMP
|
|
*
|
|
* Copyright (C) 2020 Xilinx, Inc.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_PINCTRL_ZYNQMP_H
|
|
#define _DT_BINDINGS_PINCTRL_ZYNQMP_H
|
|
|
|
/* Bit value for different voltage levels */
|
|
#define IO_STANDARD_LVCMOS33 0
|
|
#define IO_STANDARD_LVCMOS18 1
|
|
|
|
/* Bit values for Slew Rates */
|
|
#define SLEW_RATE_FAST 0
|
|
#define SLEW_RATE_SLOW 1
|
|
|
|
#endif /* _DT_BINDINGS_PINCTRL_ZYNQMP_H */
|