mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-17 17:24:17 +08:00
9e4d52a00a
The TI part is equivalent to the NXP part, and its compatible value is not documented in the DT bindings. Note that while the Linux driver DT match table does not contain the compatible value of the TI part, it could still match to this part, as i2c_device_id-based matching ignores the vendor part of the compatible value. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Borislav Petkov <bp@suse.de> Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com> Link: https://lkml.kernel.org/r/0c00cec971f5c405e47d04e493d854de0efc2e49.1638539629.git.geert+renesas@glider.be
431 lines
8.8 KiB
Plaintext
431 lines
8.8 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* CE4100 on Falcon Falls
|
|
*
|
|
* (c) Copyright 2010 Intel Corporation
|
|
*/
|
|
/dts-v1/;
|
|
/ {
|
|
model = "intel,falconfalls";
|
|
compatible = "intel,falconfalls";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "intel,ce4100";
|
|
reg = <0>;
|
|
lapic = <&lapic0>;
|
|
};
|
|
};
|
|
|
|
soc@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "intel,ce4100-cp";
|
|
ranges;
|
|
|
|
ioapic1: interrupt-controller@fec00000 {
|
|
#interrupt-cells = <2>;
|
|
compatible = "intel,ce4100-ioapic";
|
|
interrupt-controller;
|
|
reg = <0xfec00000 0x1000>;
|
|
};
|
|
|
|
timer@fed00000 {
|
|
compatible = "intel,ce4100-hpet";
|
|
reg = <0xfed00000 0x200>;
|
|
};
|
|
|
|
lapic0: interrupt-controller@fee00000 {
|
|
compatible = "intel,ce4100-lapic";
|
|
reg = <0xfee00000 0x1000>;
|
|
};
|
|
|
|
pci@3fc {
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
compatible = "intel,ce4100-pci", "pci";
|
|
device_type = "pci";
|
|
bus-range = <0 0>;
|
|
ranges = <0x2000000 0 0xbffff000 0xbffff000 0 0x1000
|
|
0x2000000 0 0xdffe0000 0xdffe0000 0 0x1000
|
|
0x0000000 0 0x0 0x0 0 0x100>;
|
|
|
|
/* Secondary IO-APIC */
|
|
ioapic2: interrupt-controller@0,1 {
|
|
#interrupt-cells = <2>;
|
|
compatible = "intel,ce4100-ioapic";
|
|
interrupt-controller;
|
|
reg = <0x100 0x0 0x0 0x0 0x0>;
|
|
assigned-addresses = <0x02000000 0x0 0xbffff000 0x0 0x1000>;
|
|
};
|
|
|
|
pci@1,0 {
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
compatible = "intel,ce4100-pci", "pci";
|
|
device_type = "pci";
|
|
bus-range = <1 1>;
|
|
reg = <0x0800 0x0 0x0 0x0 0x0>;
|
|
ranges = <0x2000000 0 0xdffe0000 0x2000000 0 0xdffe0000 0 0x1000>;
|
|
|
|
interrupt-parent = <&ioapic2>;
|
|
|
|
display@2,0 {
|
|
compatible = "pci8086,2e5b.2",
|
|
"pci8086,2e5b",
|
|
"pciclass038000",
|
|
"pciclass0380";
|
|
|
|
reg = <0x11000 0x0 0x0 0x0 0x0>;
|
|
interrupts = <0 1>;
|
|
};
|
|
|
|
multimedia@3,0 {
|
|
compatible = "pci8086,2e5c.2",
|
|
"pci8086,2e5c",
|
|
"pciclass048000",
|
|
"pciclass0480";
|
|
|
|
reg = <0x11800 0x0 0x0 0x0 0x0>;
|
|
interrupts = <2 1>;
|
|
};
|
|
|
|
multimedia@4,0 {
|
|
compatible = "pci8086,2e5d.2",
|
|
"pci8086,2e5d",
|
|
"pciclass048000",
|
|
"pciclass0480";
|
|
|
|
reg = <0x12000 0x0 0x0 0x0 0x0>;
|
|
interrupts = <4 1>;
|
|
};
|
|
|
|
multimedia@4,1 {
|
|
compatible = "pci8086,2e5e.2",
|
|
"pci8086,2e5e",
|
|
"pciclass048000",
|
|
"pciclass0480";
|
|
|
|
reg = <0x12100 0x0 0x0 0x0 0x0>;
|
|
interrupts = <5 1>;
|
|
};
|
|
|
|
sound@6,0 {
|
|
compatible = "pci8086,2e5f.2",
|
|
"pci8086,2e5f",
|
|
"pciclass040100",
|
|
"pciclass0401";
|
|
|
|
reg = <0x13000 0x0 0x0 0x0 0x0>;
|
|
interrupts = <6 1>;
|
|
};
|
|
|
|
sound@6,1 {
|
|
compatible = "pci8086,2e5f.2",
|
|
"pci8086,2e5f",
|
|
"pciclass040100",
|
|
"pciclass0401";
|
|
|
|
reg = <0x13100 0x0 0x0 0x0 0x0>;
|
|
interrupts = <7 1>;
|
|
};
|
|
|
|
sound@6,2 {
|
|
compatible = "pci8086,2e60.2",
|
|
"pci8086,2e60",
|
|
"pciclass040100",
|
|
"pciclass0401";
|
|
|
|
reg = <0x13200 0x0 0x0 0x0 0x0>;
|
|
interrupts = <8 1>;
|
|
};
|
|
|
|
display@8,0 {
|
|
compatible = "pci8086,2e61.2",
|
|
"pci8086,2e61",
|
|
"pciclass038000",
|
|
"pciclass0380";
|
|
|
|
reg = <0x14000 0x0 0x0 0x0 0x0>;
|
|
interrupts = <9 1>;
|
|
};
|
|
|
|
display@8,1 {
|
|
compatible = "pci8086,2e62.2",
|
|
"pci8086,2e62",
|
|
"pciclass038000",
|
|
"pciclass0380";
|
|
|
|
reg = <0x14100 0x0 0x0 0x0 0x0>;
|
|
interrupts = <10 1>;
|
|
};
|
|
|
|
multimedia@8,2 {
|
|
compatible = "pci8086,2e63.2",
|
|
"pci8086,2e63",
|
|
"pciclass048000",
|
|
"pciclass0480";
|
|
|
|
reg = <0x14200 0x0 0x0 0x0 0x0>;
|
|
interrupts = <11 1>;
|
|
};
|
|
|
|
entertainment-encryption@9,0 {
|
|
compatible = "pci8086,2e64.2",
|
|
"pci8086,2e64",
|
|
"pciclass101000",
|
|
"pciclass1010";
|
|
|
|
reg = <0x14800 0x0 0x0 0x0 0x0>;
|
|
interrupts = <12 1>;
|
|
};
|
|
|
|
localbus@a,0 {
|
|
compatible = "pci8086,2e65.2",
|
|
"pci8086,2e65",
|
|
"pciclassff0000",
|
|
"pciclassff00";
|
|
|
|
reg = <0x15000 0x0 0x0 0x0 0x0>;
|
|
};
|
|
|
|
serial@b,0 {
|
|
compatible = "pci8086,2e66.2",
|
|
"pci8086,2e66",
|
|
"pciclass070003",
|
|
"pciclass0700";
|
|
|
|
reg = <0x15800 0x0 0x0 0x0 0x0>;
|
|
interrupts = <14 1>;
|
|
};
|
|
|
|
pcigpio: gpio@b,1 {
|
|
#gpio-cells = <2>;
|
|
#interrupt-cells = <2>;
|
|
compatible = "pci8086,2e67.2",
|
|
"pci8086,2e67",
|
|
"pciclassff0000",
|
|
"pciclassff00";
|
|
|
|
reg = <0x15900 0x0 0x0 0x0 0x0>;
|
|
interrupts = <15 1>;
|
|
interrupt-controller;
|
|
gpio-controller;
|
|
intel,muxctl = <0>;
|
|
};
|
|
|
|
i2c-controller@b,2 {
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
compatible = "pci8086,2e68.2",
|
|
"pci8086,2e68",
|
|
"pciclass,ff0000",
|
|
"pciclass,ff00";
|
|
|
|
reg = <0x15a00 0x0 0x0 0x0 0x0>;
|
|
interrupts = <16 1>;
|
|
ranges = <0 0 0x02000000 0 0xdffe0500 0x100
|
|
1 0 0x02000000 0 0xdffe0600 0x100
|
|
2 0 0x02000000 0 0xdffe0700 0x100>;
|
|
|
|
i2c@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "intel,ce4100-i2c-controller";
|
|
reg = <0 0 0x100>;
|
|
};
|
|
|
|
i2c@1 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "intel,ce4100-i2c-controller";
|
|
reg = <1 0 0x100>;
|
|
|
|
gpio@26 {
|
|
#gpio-cells = <2>;
|
|
compatible = "nxp,pcf8575";
|
|
reg = <0x26>;
|
|
gpio-controller;
|
|
};
|
|
};
|
|
|
|
i2c@2 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "intel,ce4100-i2c-controller";
|
|
reg = <2 0 0x100>;
|
|
|
|
gpio@26 {
|
|
#gpio-cells = <2>;
|
|
compatible = "nxp,pcf8575";
|
|
reg = <0x26>;
|
|
gpio-controller;
|
|
};
|
|
};
|
|
};
|
|
|
|
smard-card@b,3 {
|
|
compatible = "pci8086,2e69.2",
|
|
"pci8086,2e69",
|
|
"pciclass070500",
|
|
"pciclass0705";
|
|
|
|
reg = <0x15b00 0x0 0x0 0x0 0x0>;
|
|
interrupts = <15 1>;
|
|
};
|
|
|
|
spi-controller@b,4 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible =
|
|
"pci8086,2e6a.2",
|
|
"pci8086,2e6a",
|
|
"pciclass,ff0000",
|
|
"pciclass,ff00";
|
|
|
|
reg = <0x15c00 0x0 0x0 0x0 0x0>;
|
|
interrupts = <15 1>;
|
|
|
|
dac@0 {
|
|
compatible = "ti,pcm1755";
|
|
reg = <0>;
|
|
spi-max-frequency = <115200>;
|
|
};
|
|
|
|
dac@1 {
|
|
compatible = "ti,pcm1609a";
|
|
reg = <1>;
|
|
spi-max-frequency = <115200>;
|
|
};
|
|
|
|
eeprom@2 {
|
|
compatible = "atmel,at93c46";
|
|
reg = <2>;
|
|
spi-max-frequency = <115200>;
|
|
};
|
|
};
|
|
|
|
multimedia@b,7 {
|
|
compatible = "pci8086,2e6d.2",
|
|
"pci8086,2e6d",
|
|
"pciclassff0000",
|
|
"pciclassff00";
|
|
|
|
reg = <0x15f00 0x0 0x0 0x0 0x0>;
|
|
};
|
|
|
|
ethernet@c,0 {
|
|
compatible = "pci8086,2e6e.2",
|
|
"pci8086,2e6e",
|
|
"pciclass020000",
|
|
"pciclass0200";
|
|
|
|
reg = <0x16000 0x0 0x0 0x0 0x0>;
|
|
interrupts = <21 1>;
|
|
};
|
|
|
|
clock@c,1 {
|
|
compatible = "pci8086,2e6f.2",
|
|
"pci8086,2e6f",
|
|
"pciclassff0000",
|
|
"pciclassff00";
|
|
|
|
reg = <0x16100 0x0 0x0 0x0 0x0>;
|
|
interrupts = <3 1>;
|
|
};
|
|
|
|
usb@d,0 {
|
|
compatible = "pci8086,2e70.2",
|
|
"pci8086,2e70",
|
|
"pciclass0c0320",
|
|
"pciclass0c03";
|
|
|
|
reg = <0x16800 0x0 0x0 0x0 0x0>;
|
|
interrupts = <22 1>;
|
|
};
|
|
|
|
usb@d,1 {
|
|
compatible = "pci8086,2e70.2",
|
|
"pci8086,2e70",
|
|
"pciclass0c0320",
|
|
"pciclass0c03";
|
|
|
|
reg = <0x16900 0x0 0x0 0x0 0x0>;
|
|
interrupts = <22 1>;
|
|
};
|
|
|
|
sata@e,0 {
|
|
compatible = "pci8086,2e71.0",
|
|
"pci8086,2e71",
|
|
"pciclass010601",
|
|
"pciclass0106";
|
|
|
|
reg = <0x17000 0x0 0x0 0x0 0x0>;
|
|
interrupts = <23 1>;
|
|
};
|
|
|
|
flash@f,0 {
|
|
compatible = "pci8086,701.1",
|
|
"pci8086,701",
|
|
"pciclass050100",
|
|
"pciclass0501";
|
|
|
|
reg = <0x17800 0x0 0x0 0x0 0x0>;
|
|
interrupts = <13 1>;
|
|
};
|
|
|
|
entertainment-encryption@10,0 {
|
|
compatible = "pci8086,702.1",
|
|
"pci8086,702",
|
|
"pciclass101000",
|
|
"pciclass1010";
|
|
|
|
reg = <0x18000 0x0 0x0 0x0 0x0>;
|
|
};
|
|
|
|
co-processor@11,0 {
|
|
compatible = "pci8086,703.1",
|
|
"pci8086,703",
|
|
"pciclass0b4000",
|
|
"pciclass0b40";
|
|
|
|
reg = <0x18800 0x0 0x0 0x0 0x0>;
|
|
interrupts = <1 1>;
|
|
};
|
|
|
|
multimedia@12,0 {
|
|
compatible = "pci8086,704.0",
|
|
"pci8086,704",
|
|
"pciclass048000",
|
|
"pciclass0480";
|
|
|
|
reg = <0x19000 0x0 0x0 0x0 0x0>;
|
|
};
|
|
};
|
|
|
|
isa@1f,0 {
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
compatible = "isa";
|
|
reg = <0xf800 0x0 0x0 0x0 0x0>;
|
|
ranges = <1 0 0 0 0 0x100>;
|
|
|
|
rtc@70 {
|
|
compatible = "intel,ce4100-rtc", "motorola,mc146818";
|
|
interrupts = <8 3>;
|
|
interrupt-parent = <&ioapic1>;
|
|
ctrl-reg = <2>;
|
|
freq-reg = <0x26>;
|
|
reg = <1 0x70 2>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|