mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-17 17:24:17 +08:00
23bdf86aa0
Patch from Lennert Buytenhek This patch adds support for the new XScale v3 core. This is an ARMv5 ISA core with the following additions: - L2 cache - I/O coherency support (on select chipsets) - Low-Locality Reference cache attributes (replaces mini-cache) - Supersections (v6 compatible) - 36-bit addressing (v6 compatible) - Single instruction cache line clean/invalidate - LRU cache replacement (vs round-robin) I attempted to merge the XSC3 support into proc-xscale.S, but XSC3 cores have separate errata and have to handle things like L2, so it is simpler to keep it separate. L2 cache support is currently a build option because the L2 enable bit must be set before we enable the MMU and there is no easy way to capture command line parameters at this point. There are still optimizations that can be done such as using LLR for copypage (in theory using the exisiting mini-cache code) but those can be addressed down the road. Signed-off-by: Deepak Saxena <dsaxena@plexity.net> Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
71 lines
1.9 KiB
C
71 lines
1.9 KiB
C
/*
|
|
* linux/include/asm-arm/domain.h
|
|
*
|
|
* Copyright (C) 1999 Russell King.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#ifndef __ASM_PROC_DOMAIN_H
|
|
#define __ASM_PROC_DOMAIN_H
|
|
|
|
/*
|
|
* Domain numbers
|
|
*
|
|
* DOMAIN_IO - domain 2 includes all IO only
|
|
* DOMAIN_USER - domain 1 includes all user memory only
|
|
* DOMAIN_KERNEL - domain 0 includes all kernel memory only
|
|
*
|
|
* The domain numbering depends on whether we support 36 physical
|
|
* address for I/O or not. Addresses above the 32 bit boundary can
|
|
* only be mapped using supersections and supersections can only
|
|
* be set for domain 0. We could just default to DOMAIN_IO as zero,
|
|
* but there may be systems with supersection support and no 36-bit
|
|
* addressing. In such cases, we want to map system memory with
|
|
* supersections to reduce TLB misses and footprint.
|
|
*
|
|
* 36-bit addressing and supersections are only available on
|
|
* CPUs based on ARMv6+ or the Intel XSC3 core.
|
|
*/
|
|
#ifndef CONFIG_IO_36
|
|
#define DOMAIN_KERNEL 0
|
|
#define DOMAIN_TABLE 0
|
|
#define DOMAIN_USER 1
|
|
#define DOMAIN_IO 2
|
|
#else
|
|
#define DOMAIN_KERNEL 2
|
|
#define DOMAIN_TABLE 2
|
|
#define DOMAIN_USER 1
|
|
#define DOMAIN_IO 0
|
|
#endif
|
|
|
|
/*
|
|
* Domain types
|
|
*/
|
|
#define DOMAIN_NOACCESS 0
|
|
#define DOMAIN_CLIENT 1
|
|
#define DOMAIN_MANAGER 3
|
|
|
|
#define domain_val(dom,type) ((type) << (2*(dom)))
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#define set_domain(x) \
|
|
do { \
|
|
__asm__ __volatile__( \
|
|
"mcr p15, 0, %0, c3, c0 @ set domain" \
|
|
: : "r" (x)); \
|
|
} while (0)
|
|
|
|
#define modify_domain(dom,type) \
|
|
do { \
|
|
struct thread_info *thread = current_thread_info(); \
|
|
unsigned int domain = thread->cpu_domain; \
|
|
domain &= ~domain_val(dom, DOMAIN_MANAGER); \
|
|
thread->cpu_domain = domain | domain_val(dom, type); \
|
|
set_domain(thread->cpu_domain); \
|
|
} while (0)
|
|
|
|
#endif
|
|
#endif /* !__ASSEMBLY__ */
|