mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2025-01-24 06:44:23 +08:00
f5863a00e7
Currently, amd_iommu_pc_get_max_[banks|counters]() use end-point device ID to locate an IOMMU and check the reported max banks/counters. The logic assumes that the IOMMU_BASE_DEVID belongs to the first IOMMU, and uses it to acquire a reference to the first IOMMU, which does not work on certain systems. Instead, modify the function to take an IOMMU index, and use it to query the corresponding AMD IOMMU instance. Currently, hardcode the IOMMU index to 0 since the current AMD IOMMU perf implementation supports only a single IOMMU. A subsequent patch will add support for multiple IOMMUs, and will use a proper IOMMU index. Signed-off-by: Suravee Suthikulpanit <Suravee.Suthikulpanit@amd.com> Signed-off-by: Borislav Petkov <bp@suse.de> Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org> Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com> Cc: Arnaldo Carvalho de Melo <acme@redhat.com> Cc: Jiri Olsa <jolsa@redhat.com> Cc: Jörg Rödel <joro@8bytes.org> Cc: Linus Torvalds <torvalds@linux-foundation.org> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Stephane Eranian <eranian@google.com> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Vince Weaver <vincent.weaver@maine.edu> Cc: iommu@lists.linux-foundation.org Link: http://lkml.kernel.org/r/1487926102-13073-7-git-send-email-Suravee.Suthikulpanit@amd.com Signed-off-by: Ingo Molnar <mingo@kernel.org>
42 lines
1.2 KiB
C
42 lines
1.2 KiB
C
/*
|
|
* Copyright (C) 2013 Advanced Micro Devices, Inc.
|
|
*
|
|
* Author: Steven Kinney <Steven.Kinney@amd.com>
|
|
* Author: Suravee Suthikulpanit <Suraveee.Suthikulpanit@amd.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef _PERF_EVENT_AMD_IOMMU_H_
|
|
#define _PERF_EVENT_AMD_IOMMU_H_
|
|
|
|
/* iommu pc mmio region register indexes */
|
|
#define IOMMU_PC_COUNTER_REG 0x00
|
|
#define IOMMU_PC_COUNTER_SRC_REG 0x08
|
|
#define IOMMU_PC_PASID_MATCH_REG 0x10
|
|
#define IOMMU_PC_DOMID_MATCH_REG 0x18
|
|
#define IOMMU_PC_DEVID_MATCH_REG 0x20
|
|
#define IOMMU_PC_COUNTER_REPORT_REG 0x28
|
|
|
|
/* maximun specified bank/counters */
|
|
#define PC_MAX_SPEC_BNKS 64
|
|
#define PC_MAX_SPEC_CNTRS 16
|
|
|
|
/* amd_iommu_init.c external support functions */
|
|
extern int amd_iommu_get_num_iommus(void);
|
|
|
|
extern bool amd_iommu_pc_supported(void);
|
|
|
|
extern u8 amd_iommu_pc_get_max_banks(unsigned int idx);
|
|
|
|
extern u8 amd_iommu_pc_get_max_counters(unsigned int idx);
|
|
|
|
extern int amd_iommu_pc_get_set_reg_val(u16 devid, u8 bank, u8 cntr,
|
|
u8 fxn, u64 *value, bool is_write);
|
|
|
|
extern struct amd_iommu *get_amd_iommu(int idx);
|
|
|
|
#endif /*_PERF_EVENT_AMD_IOMMU_H_*/
|