mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-28 05:24:47 +08:00
fb6a691a23
Add information for ZynqMP DDRC which reports the single bit errors that are corrected and the double bit errors that are detected. Signed-off-by: Manish Narani <manish.narani@xilinx.com> Signed-off-by: Borislav Petkov <bp@suse.de> Reviewed-by: Rob Herring <robh@kernel.org> CC: Mark Rutland <mark.rutland@arm.com> CC: amit.kucheria@linaro.org CC: devicetree@vger.kernel.org CC: leoyang.li@nxp.com CC: linux-arm-kernel@lists.infradead.org CC: linux-edac <linux-edac@vger.kernel.org> CC: mchehab@kernel.org CC: michal.simek@xilinx.com CC: sudeep.holla@arm.com Link: http://lkml.kernel.org/r/1540447621-22870-3-git-send-email-manish.narani@xilinx.com
33 lines
986 B
Plaintext
33 lines
986 B
Plaintext
Binding for Synopsys IntelliDDR Multi Protocol Memory Controller
|
|
|
|
The ZynqMP DDR ECC controller has an optional ECC support in 64-bit and 32-bit
|
|
bus width configurations.
|
|
|
|
The Zynq DDR ECC controller has an optional ECC support in half-bus width
|
|
(16-bit) configuration.
|
|
|
|
These both ECC controllers correct single bit ECC errors and detect double bit
|
|
ECC errors.
|
|
|
|
Required properties:
|
|
- compatible: One of:
|
|
- 'xlnx,zynq-ddrc-a05' : Zynq DDR ECC controller
|
|
- 'xlnx,zynqmp-ddrc-2.40a' : ZynqMP DDR ECC controller
|
|
- reg: Should contain DDR controller registers location and length.
|
|
|
|
Required properties for "xlnx,zynqmp-ddrc-2.40a":
|
|
- interrupts: Property with a value describing the interrupt number.
|
|
|
|
Example:
|
|
memory-controller@f8006000 {
|
|
compatible = "xlnx,zynq-ddrc-a05";
|
|
reg = <0xf8006000 0x1000>;
|
|
};
|
|
|
|
mc: memory-controller@fd070000 {
|
|
compatible = "xlnx,zynqmp-ddrc-2.40a";
|
|
reg = <0x0 0xfd070000 0x0 0x30000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 112 4>;
|
|
};
|