mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-05 01:54:09 +08:00
c00f318841
Add PCIe support to the ARTPEC-6 SoC. This uses the existing pcie-artpec6 driver. So, all that is needed is device tree entries in the DTS. Signed-off-by: Niklas Cassel <niklas.cassel@axis.com> Signed-off-by: Jesper Nilsson <jespern@axis.com>
69 lines
996 B
Plaintext
69 lines
996 B
Plaintext
/*
|
|
* Axis ARTPEC-6 development board.
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
* kind, whether express or implied.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "artpec6.dtsi"
|
|
|
|
/ {
|
|
model = "ARTPEC-6 development board";
|
|
compatible = "axis,artpec6-dev-board", "axis,artpec6";
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
serial1 = &uart1;
|
|
serial2 = &uart2;
|
|
serial3 = &uart3;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial3:115200n8";
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0x0 0x10000000>;
|
|
};
|
|
};
|
|
|
|
&uart0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&uart1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&uart2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&uart3 {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
};
|
|
|
|
ðernet {
|
|
status = "okay";
|
|
|
|
phy-handle = <&phy1>;
|
|
phy-mode = "gmii";
|
|
|
|
mdio {
|
|
#address-cells = <0x1>;
|
|
#size-cells = <0x0>;
|
|
phy1: phy@0 {
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
device_type = "ethernet-phy";
|
|
reg = <0x0>;
|
|
};
|
|
};
|
|
};
|