mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-29 22:14:41 +08:00
2eda1cdec4
The AST2600 pinmux is fairly similar to the previous generations of ASPEED BMC SoCs in terms of architecture, though differ in some of the design details. The complexity of the pin expressions is largely reduced (e.g. there are no-longer signals with multiple expressions muxing them to the associated pin), and there are now signals and buses with multiple pin groups. The driver implements pinmux support for all 244 GPIO-capable pins plus a further four pins that are not GPIO capable but which expose multiple signals. pinconf will be implemented in a follow-up patch. The implementation has been smoke-tested under qemu, and run on hardware by ASPEED. Debugged-by: Johnny Huang <johnny_huang@aspeedtech.com> Signed-off-by: Andrew Jeffery <andrew@aj.id.au> Link: https://lore.kernel.org/r/20190711041942.23202-7-andrew@aj.id.au Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
34 lines
1018 B
Plaintext
34 lines
1018 B
Plaintext
# SPDX-License-Identifier: GPL-2.0-only
|
|
config PINCTRL_ASPEED
|
|
bool
|
|
depends on (ARCH_ASPEED || COMPILE_TEST) && OF
|
|
depends on MFD_SYSCON
|
|
select PINMUX
|
|
select PINCONF
|
|
select GENERIC_PINCONF
|
|
select REGMAP_MMIO
|
|
|
|
config PINCTRL_ASPEED_G4
|
|
bool "Aspeed G4 SoC pin control"
|
|
depends on (MACH_ASPEED_G4 || COMPILE_TEST) && OF
|
|
select PINCTRL_ASPEED
|
|
help
|
|
Say Y here to enable pin controller support for Aspeed's 4th
|
|
generation SoCs. GPIO is provided by a separate GPIO driver.
|
|
|
|
config PINCTRL_ASPEED_G5
|
|
bool "Aspeed G5 SoC pin control"
|
|
depends on (MACH_ASPEED_G5 || COMPILE_TEST) && OF
|
|
select PINCTRL_ASPEED
|
|
help
|
|
Say Y here to enable pin controller support for Aspeed's 5th
|
|
generation SoCs. GPIO is provided by a separate GPIO driver.
|
|
|
|
config PINCTRL_ASPEED_G6
|
|
bool "Aspeed G6 SoC pin control"
|
|
depends on (MACH_ASPEED_G6 || COMPILE_TEST) && OF
|
|
select PINCTRL_ASPEED
|
|
help
|
|
Say Y here to enable pin controller support for Aspeed's 6th
|
|
generation SoCs. GPIO is provided by a separate GPIO driver.
|