mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-28 05:24:47 +08:00
2440d29d2a
The ARM RealView Evaluation Baseboards are basically these:
- The original ARMv5 EB board with an ARM926EJ-S, ARM1136 or
ARM1176 core tile here described in arm-realview-eb.dts
no matter which of these core tiles is being used. This
can be emulated by QEMU "realview-eb" machine, which by
default will have the ARM926EJ-S core tile.
- The same board with one of three MPCore Core tiles:
ARM11MPCore, not to be confused with the similar ARM
PB11MPCore ARM11MPCore test system. This exist in
two revisions:
- Revision A modeled in arm-realview-eb-11mp.dts
- Revision B modeled arm-realview-eb-11mp-revb.dts
Revision B can be emulated by the QEMU
"realview-eb-mpcore" machine, but to match the hardware
also the argument -smp cpus=4 must be passed so that
it has four CPU cores, like the hardware.
There is also evidently from the code in the kernel a
Cortex-A9 core tile for the EB, and this is modeled in
arm-realview-eb-a9mp.dts based on the kernel boardfile.
I have not found a user guide for this EB core tile on
the ARM website and it seems uncommon. It is however
included for completeness.
Cc: Pawel Moll <pawel.moll@arm.com>
Cc: Peter Maydell <peter.maydell@linaro.org>
Cc: Marc Zyngier <marc.zyngier@arm.com>
Acked-by: Arnd Bergmann <arnd@arndb.de>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
167 lines
3.8 KiB
Plaintext
167 lines
3.8 KiB
Plaintext
/*
|
|
* Copyright 2016 Linaro Ltd
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include "arm-realview-eb.dtsi"
|
|
|
|
/ {
|
|
model = "ARM RealView Emulation Baseboard";
|
|
compatible = "arm,realview-eb";
|
|
arm,hbi = <0x140>;
|
|
|
|
/*
|
|
* This is the core tile with the CPU and GIC etc for the
|
|
* ARM926EJ-S, ARM1136, ARM1176 that does not have L2 cache
|
|
* or PMU.
|
|
*
|
|
* To run this machine with QEMU, specify the following:
|
|
* qemu-system-arm -M realview-eb
|
|
* Unless specified, QEMU will emulate an ARM926EJ-S core tile.
|
|
* Switches -cpu arm1136 or -cpu arm1176 emulates the other
|
|
* core tiles.
|
|
*/
|
|
soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "arm,realview-eb-soc", "simple-bus";
|
|
regmap = <&syscon>;
|
|
ranges;
|
|
|
|
intc: interrupt-controller@10040000 {
|
|
compatible = "arm,pl390";
|
|
#interrupt-cells = <3>;
|
|
#address-cells = <1>;
|
|
interrupt-controller;
|
|
reg = <0x10041000 0x1000>,
|
|
<0x10040000 0x100>;
|
|
};
|
|
};
|
|
};
|
|
|
|
/*
|
|
* This adapts all the peripherals to the interrupt routing
|
|
* to the GIC on the core tile.
|
|
*/
|
|
|
|
ðernet {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 28 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&usb {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&aaci {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 19 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&mmc {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 17 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 18 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&kmi0 {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 20 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&kmi1 {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 21 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&charlcd {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&serial0 {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 12 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&serial1 {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 13 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&serial2 {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 14 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&serial3 {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 15 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&ssp {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 11 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&wdog {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 0 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&timer01 {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 4 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&timer23 {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 5 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&gpio0 {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&gpio1 {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 7 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&gpio2 {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&rtc {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&clcd {
|
|
interrupt-parent = <&intc>;
|
|
interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|