mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-05 01:54:09 +08:00
340d79a14d
The DT of_device.h and of_platform.h date back to the separate of_platform_bus_type before it was merged into the regular platform bus. As part of that merge prepping Arm DT support 13 years ago, they "temporarily" include each other. They also include platform_device.h and of.h. As a result, there's a pretty much random mix of those include files used throughout the tree. In order to detangle these headers and replace the implicit includes with struct declarations, users need to explicitly include the correct includes. Acked-by: Jernej Skrabec <jernej.skrabec@gmail.com> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Acked-by: Charles Keepax <ckeepax@opensource.cirrus.com> Reviewed-by: Claudiu Beznea <claudiu.beznea@tuxon.dev> # for at91 Signed-off-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20231006-dt-asoc-header-cleanups-v3-1-13a4f0f7fee6@kernel.org Signed-off-by: Mark Brown <broonie@kernel.org>
888 lines
22 KiB
C
888 lines
22 KiB
C
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* Driver for ADAU1701 SigmaDSP processor
|
|
*
|
|
* Copyright 2011 Analog Devices Inc.
|
|
* Author: Lars-Peter Clausen <lars@metafoo.de>
|
|
* based on an inital version by Cliff Cai <cliff.cai@analog.com>
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/init.h>
|
|
#include <linux/i2c.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/of.h>
|
|
#include <linux/gpio/consumer.h>
|
|
#include <linux/regulator/consumer.h>
|
|
#include <linux/regmap.h>
|
|
#include <sound/core.h>
|
|
#include <sound/pcm.h>
|
|
#include <sound/pcm_params.h>
|
|
#include <sound/soc.h>
|
|
|
|
#include <asm/unaligned.h>
|
|
|
|
#include "sigmadsp.h"
|
|
#include "adau1701.h"
|
|
|
|
#define ADAU1701_SAFELOAD_DATA(i) (0x0810 + (i))
|
|
#define ADAU1701_SAFELOAD_ADDR(i) (0x0815 + (i))
|
|
|
|
#define ADAU1701_DSPCTRL 0x081c
|
|
#define ADAU1701_SEROCTL 0x081e
|
|
#define ADAU1701_SERICTL 0x081f
|
|
|
|
#define ADAU1701_AUXNPOW 0x0822
|
|
#define ADAU1701_PINCONF_0 0x0820
|
|
#define ADAU1701_PINCONF_1 0x0821
|
|
#define ADAU1701_AUXNPOW 0x0822
|
|
|
|
#define ADAU1701_OSCIPOW 0x0826
|
|
#define ADAU1701_DACSET 0x0827
|
|
|
|
#define ADAU1701_MAX_REGISTER 0x0828
|
|
|
|
#define ADAU1701_DSPCTRL_CR (1 << 2)
|
|
#define ADAU1701_DSPCTRL_DAM (1 << 3)
|
|
#define ADAU1701_DSPCTRL_ADM (1 << 4)
|
|
#define ADAU1701_DSPCTRL_IST (1 << 5)
|
|
#define ADAU1701_DSPCTRL_SR_48 0x00
|
|
#define ADAU1701_DSPCTRL_SR_96 0x01
|
|
#define ADAU1701_DSPCTRL_SR_192 0x02
|
|
#define ADAU1701_DSPCTRL_SR_MASK 0x03
|
|
|
|
#define ADAU1701_SEROCTL_INV_LRCLK 0x2000
|
|
#define ADAU1701_SEROCTL_INV_BCLK 0x1000
|
|
#define ADAU1701_SEROCTL_MASTER 0x0800
|
|
|
|
#define ADAU1701_SEROCTL_OBF16 0x0000
|
|
#define ADAU1701_SEROCTL_OBF8 0x0200
|
|
#define ADAU1701_SEROCTL_OBF4 0x0400
|
|
#define ADAU1701_SEROCTL_OBF2 0x0600
|
|
#define ADAU1701_SEROCTL_OBF_MASK 0x0600
|
|
|
|
#define ADAU1701_SEROCTL_OLF1024 0x0000
|
|
#define ADAU1701_SEROCTL_OLF512 0x0080
|
|
#define ADAU1701_SEROCTL_OLF256 0x0100
|
|
#define ADAU1701_SEROCTL_OLF_MASK 0x0180
|
|
|
|
#define ADAU1701_SEROCTL_MSB_DEALY1 0x0000
|
|
#define ADAU1701_SEROCTL_MSB_DEALY0 0x0004
|
|
#define ADAU1701_SEROCTL_MSB_DEALY8 0x0008
|
|
#define ADAU1701_SEROCTL_MSB_DEALY12 0x000c
|
|
#define ADAU1701_SEROCTL_MSB_DEALY16 0x0010
|
|
#define ADAU1701_SEROCTL_MSB_DEALY_MASK 0x001c
|
|
|
|
#define ADAU1701_SEROCTL_WORD_LEN_24 0x0000
|
|
#define ADAU1701_SEROCTL_WORD_LEN_20 0x0001
|
|
#define ADAU1701_SEROCTL_WORD_LEN_16 0x0002
|
|
#define ADAU1701_SEROCTL_WORD_LEN_MASK 0x0003
|
|
|
|
#define ADAU1701_AUXNPOW_VBPD 0x40
|
|
#define ADAU1701_AUXNPOW_VRPD 0x20
|
|
|
|
#define ADAU1701_SERICTL_I2S 0
|
|
#define ADAU1701_SERICTL_LEFTJ 1
|
|
#define ADAU1701_SERICTL_TDM 2
|
|
#define ADAU1701_SERICTL_RIGHTJ_24 3
|
|
#define ADAU1701_SERICTL_RIGHTJ_20 4
|
|
#define ADAU1701_SERICTL_RIGHTJ_18 5
|
|
#define ADAU1701_SERICTL_RIGHTJ_16 6
|
|
#define ADAU1701_SERICTL_MODE_MASK 7
|
|
#define ADAU1701_SERICTL_INV_BCLK BIT(3)
|
|
#define ADAU1701_SERICTL_INV_LRCLK BIT(4)
|
|
|
|
#define ADAU1701_OSCIPOW_OPD 0x04
|
|
#define ADAU1701_DACSET_DACINIT 1
|
|
|
|
#define ADAU1707_CLKDIV_UNSET (-1U)
|
|
|
|
#define ADAU1701_FIRMWARE "adau1701.bin"
|
|
|
|
static const char * const supply_names[] = {
|
|
"dvdd", "avdd"
|
|
};
|
|
|
|
struct adau1701 {
|
|
struct gpio_desc *gpio_nreset;
|
|
struct gpio_descs *gpio_pll_mode;
|
|
unsigned int dai_fmt;
|
|
unsigned int pll_clkdiv;
|
|
unsigned int sysclk;
|
|
struct regmap *regmap;
|
|
struct i2c_client *client;
|
|
u8 pin_config[12];
|
|
|
|
struct sigmadsp *sigmadsp;
|
|
struct regulator_bulk_data supplies[ARRAY_SIZE(supply_names)];
|
|
};
|
|
|
|
static const struct snd_kcontrol_new adau1701_controls[] = {
|
|
SOC_SINGLE("Master Capture Switch", ADAU1701_DSPCTRL, 4, 1, 0),
|
|
};
|
|
|
|
static const struct snd_soc_dapm_widget adau1701_dapm_widgets[] = {
|
|
SND_SOC_DAPM_DAC("DAC0", "Playback", ADAU1701_AUXNPOW, 3, 1),
|
|
SND_SOC_DAPM_DAC("DAC1", "Playback", ADAU1701_AUXNPOW, 2, 1),
|
|
SND_SOC_DAPM_DAC("DAC2", "Playback", ADAU1701_AUXNPOW, 1, 1),
|
|
SND_SOC_DAPM_DAC("DAC3", "Playback", ADAU1701_AUXNPOW, 0, 1),
|
|
SND_SOC_DAPM_ADC("ADC", "Capture", ADAU1701_AUXNPOW, 7, 1),
|
|
|
|
SND_SOC_DAPM_OUTPUT("OUT0"),
|
|
SND_SOC_DAPM_OUTPUT("OUT1"),
|
|
SND_SOC_DAPM_OUTPUT("OUT2"),
|
|
SND_SOC_DAPM_OUTPUT("OUT3"),
|
|
SND_SOC_DAPM_INPUT("IN0"),
|
|
SND_SOC_DAPM_INPUT("IN1"),
|
|
};
|
|
|
|
static const struct snd_soc_dapm_route adau1701_dapm_routes[] = {
|
|
{ "OUT0", NULL, "DAC0" },
|
|
{ "OUT1", NULL, "DAC1" },
|
|
{ "OUT2", NULL, "DAC2" },
|
|
{ "OUT3", NULL, "DAC3" },
|
|
|
|
{ "ADC", NULL, "IN0" },
|
|
{ "ADC", NULL, "IN1" },
|
|
};
|
|
|
|
static unsigned int adau1701_register_size(struct device *dev,
|
|
unsigned int reg)
|
|
{
|
|
switch (reg) {
|
|
case ADAU1701_PINCONF_0:
|
|
case ADAU1701_PINCONF_1:
|
|
return 3;
|
|
case ADAU1701_DSPCTRL:
|
|
case ADAU1701_SEROCTL:
|
|
case ADAU1701_AUXNPOW:
|
|
case ADAU1701_OSCIPOW:
|
|
case ADAU1701_DACSET:
|
|
return 2;
|
|
case ADAU1701_SERICTL:
|
|
return 1;
|
|
}
|
|
|
|
dev_err(dev, "Unsupported register address: %d\n", reg);
|
|
return 0;
|
|
}
|
|
|
|
static bool adau1701_volatile_reg(struct device *dev, unsigned int reg)
|
|
{
|
|
switch (reg) {
|
|
case ADAU1701_DACSET:
|
|
case ADAU1701_DSPCTRL:
|
|
return true;
|
|
default:
|
|
return false;
|
|
}
|
|
}
|
|
|
|
static int adau1701_reg_write(void *context, unsigned int reg,
|
|
unsigned int value)
|
|
{
|
|
struct i2c_client *client = context;
|
|
unsigned int i;
|
|
unsigned int size;
|
|
uint8_t buf[5];
|
|
int ret;
|
|
|
|
size = adau1701_register_size(&client->dev, reg);
|
|
if (size == 0)
|
|
return -EINVAL;
|
|
|
|
buf[0] = reg >> 8;
|
|
buf[1] = reg & 0xff;
|
|
|
|
for (i = size + 1; i >= 2; --i) {
|
|
buf[i] = value;
|
|
value >>= 8;
|
|
}
|
|
|
|
ret = i2c_master_send(client, buf, size + 2);
|
|
if (ret == size + 2)
|
|
return 0;
|
|
else if (ret < 0)
|
|
return ret;
|
|
else
|
|
return -EIO;
|
|
}
|
|
|
|
static int adau1701_reg_read(void *context, unsigned int reg,
|
|
unsigned int *value)
|
|
{
|
|
int ret;
|
|
unsigned int i;
|
|
unsigned int size;
|
|
uint8_t send_buf[2], recv_buf[3];
|
|
struct i2c_client *client = context;
|
|
struct i2c_msg msgs[2];
|
|
|
|
size = adau1701_register_size(&client->dev, reg);
|
|
if (size == 0)
|
|
return -EINVAL;
|
|
|
|
send_buf[0] = reg >> 8;
|
|
send_buf[1] = reg & 0xff;
|
|
|
|
msgs[0].addr = client->addr;
|
|
msgs[0].len = sizeof(send_buf);
|
|
msgs[0].buf = send_buf;
|
|
msgs[0].flags = 0;
|
|
|
|
msgs[1].addr = client->addr;
|
|
msgs[1].len = size;
|
|
msgs[1].buf = recv_buf;
|
|
msgs[1].flags = I2C_M_RD;
|
|
|
|
ret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));
|
|
if (ret < 0)
|
|
return ret;
|
|
else if (ret != ARRAY_SIZE(msgs))
|
|
return -EIO;
|
|
|
|
*value = 0;
|
|
|
|
for (i = 0; i < size; i++) {
|
|
*value <<= 8;
|
|
*value |= recv_buf[i];
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int adau1701_safeload(struct sigmadsp *sigmadsp, unsigned int addr,
|
|
const uint8_t bytes[], size_t len)
|
|
{
|
|
struct i2c_client *client = to_i2c_client(sigmadsp->dev);
|
|
struct adau1701 *adau1701 = i2c_get_clientdata(client);
|
|
unsigned int val;
|
|
unsigned int i;
|
|
uint8_t buf[10];
|
|
int ret;
|
|
|
|
ret = regmap_read(adau1701->regmap, ADAU1701_DSPCTRL, &val);
|
|
if (ret)
|
|
return ret;
|
|
|
|
if (val & ADAU1701_DSPCTRL_IST)
|
|
msleep(50);
|
|
|
|
for (i = 0; i < len / 4; i++) {
|
|
put_unaligned_le16(ADAU1701_SAFELOAD_DATA(i), buf);
|
|
buf[2] = 0x00;
|
|
memcpy(buf + 3, bytes + i * 4, 4);
|
|
ret = i2c_master_send(client, buf, 7);
|
|
if (ret < 0)
|
|
return ret;
|
|
else if (ret != 7)
|
|
return -EIO;
|
|
|
|
put_unaligned_le16(ADAU1701_SAFELOAD_ADDR(i), buf);
|
|
put_unaligned_le16(addr + i, buf + 2);
|
|
ret = i2c_master_send(client, buf, 4);
|
|
if (ret < 0)
|
|
return ret;
|
|
else if (ret != 4)
|
|
return -EIO;
|
|
}
|
|
|
|
return regmap_update_bits(adau1701->regmap, ADAU1701_DSPCTRL,
|
|
ADAU1701_DSPCTRL_IST, ADAU1701_DSPCTRL_IST);
|
|
}
|
|
|
|
static const struct sigmadsp_ops adau1701_sigmadsp_ops = {
|
|
.safeload = adau1701_safeload,
|
|
};
|
|
|
|
static int adau1701_reset(struct snd_soc_component *component, unsigned int clkdiv,
|
|
unsigned int rate)
|
|
{
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(component);
|
|
int ret;
|
|
|
|
DECLARE_BITMAP(values, 2);
|
|
sigmadsp_reset(adau1701->sigmadsp);
|
|
|
|
if (clkdiv != ADAU1707_CLKDIV_UNSET && adau1701->gpio_pll_mode) {
|
|
switch (clkdiv) {
|
|
case 64:
|
|
__assign_bit(0, values, 0);
|
|
__assign_bit(1, values, 0);
|
|
break;
|
|
case 256:
|
|
__assign_bit(0, values, 0);
|
|
__assign_bit(1, values, 1);
|
|
break;
|
|
case 384:
|
|
__assign_bit(0, values, 1);
|
|
__assign_bit(1, values, 0);
|
|
break;
|
|
case 0: /* fallback */
|
|
case 512:
|
|
__assign_bit(0, values, 1);
|
|
__assign_bit(1, values, 1);
|
|
break;
|
|
}
|
|
gpiod_set_array_value_cansleep(adau1701->gpio_pll_mode->ndescs,
|
|
adau1701->gpio_pll_mode->desc, adau1701->gpio_pll_mode->info,
|
|
values);
|
|
}
|
|
|
|
adau1701->pll_clkdiv = clkdiv;
|
|
|
|
if (adau1701->gpio_nreset) {
|
|
gpiod_set_value_cansleep(adau1701->gpio_nreset, 0);
|
|
/* minimum reset time is 20ns */
|
|
udelay(1);
|
|
gpiod_set_value_cansleep(adau1701->gpio_nreset, 1);
|
|
/* power-up time may be as long as 85ms */
|
|
mdelay(85);
|
|
}
|
|
|
|
/*
|
|
* Postpone the firmware download to a point in time when we
|
|
* know the correct PLL setup
|
|
*/
|
|
if (clkdiv != ADAU1707_CLKDIV_UNSET) {
|
|
ret = sigmadsp_setup(adau1701->sigmadsp, rate);
|
|
if (ret) {
|
|
dev_warn(component->dev, "Failed to load firmware\n");
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
regmap_write(adau1701->regmap, ADAU1701_DACSET, ADAU1701_DACSET_DACINIT);
|
|
regmap_write(adau1701->regmap, ADAU1701_DSPCTRL, ADAU1701_DSPCTRL_CR);
|
|
|
|
regcache_mark_dirty(adau1701->regmap);
|
|
regcache_sync(adau1701->regmap);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int adau1701_set_capture_pcm_format(struct snd_soc_component *component,
|
|
struct snd_pcm_hw_params *params)
|
|
{
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(component);
|
|
unsigned int mask = ADAU1701_SEROCTL_WORD_LEN_MASK;
|
|
unsigned int val;
|
|
|
|
switch (params_width(params)) {
|
|
case 16:
|
|
val = ADAU1701_SEROCTL_WORD_LEN_16;
|
|
break;
|
|
case 20:
|
|
val = ADAU1701_SEROCTL_WORD_LEN_20;
|
|
break;
|
|
case 24:
|
|
val = ADAU1701_SEROCTL_WORD_LEN_24;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (adau1701->dai_fmt == SND_SOC_DAIFMT_RIGHT_J) {
|
|
switch (params_width(params)) {
|
|
case 16:
|
|
val |= ADAU1701_SEROCTL_MSB_DEALY16;
|
|
break;
|
|
case 20:
|
|
val |= ADAU1701_SEROCTL_MSB_DEALY12;
|
|
break;
|
|
case 24:
|
|
val |= ADAU1701_SEROCTL_MSB_DEALY8;
|
|
break;
|
|
}
|
|
mask |= ADAU1701_SEROCTL_MSB_DEALY_MASK;
|
|
}
|
|
|
|
regmap_update_bits(adau1701->regmap, ADAU1701_SEROCTL, mask, val);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int adau1701_set_playback_pcm_format(struct snd_soc_component *component,
|
|
struct snd_pcm_hw_params *params)
|
|
{
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(component);
|
|
unsigned int val;
|
|
|
|
if (adau1701->dai_fmt != SND_SOC_DAIFMT_RIGHT_J)
|
|
return 0;
|
|
|
|
switch (params_width(params)) {
|
|
case 16:
|
|
val = ADAU1701_SERICTL_RIGHTJ_16;
|
|
break;
|
|
case 20:
|
|
val = ADAU1701_SERICTL_RIGHTJ_20;
|
|
break;
|
|
case 24:
|
|
val = ADAU1701_SERICTL_RIGHTJ_24;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
regmap_update_bits(adau1701->regmap, ADAU1701_SERICTL,
|
|
ADAU1701_SERICTL_MODE_MASK, val);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int adau1701_hw_params(struct snd_pcm_substream *substream,
|
|
struct snd_pcm_hw_params *params, struct snd_soc_dai *dai)
|
|
{
|
|
struct snd_soc_component *component = dai->component;
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(component);
|
|
unsigned int clkdiv = adau1701->sysclk / params_rate(params);
|
|
unsigned int val;
|
|
int ret;
|
|
|
|
/*
|
|
* If the mclk/lrclk ratio changes, the chip needs updated PLL
|
|
* mode GPIO settings, and a full reset cycle, including a new
|
|
* firmware upload.
|
|
*/
|
|
if (clkdiv != adau1701->pll_clkdiv) {
|
|
ret = adau1701_reset(component, clkdiv, params_rate(params));
|
|
if (ret < 0)
|
|
return ret;
|
|
}
|
|
|
|
switch (params_rate(params)) {
|
|
case 192000:
|
|
val = ADAU1701_DSPCTRL_SR_192;
|
|
break;
|
|
case 96000:
|
|
val = ADAU1701_DSPCTRL_SR_96;
|
|
break;
|
|
case 48000:
|
|
val = ADAU1701_DSPCTRL_SR_48;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
regmap_update_bits(adau1701->regmap, ADAU1701_DSPCTRL,
|
|
ADAU1701_DSPCTRL_SR_MASK, val);
|
|
|
|
if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
|
|
return adau1701_set_playback_pcm_format(component, params);
|
|
else
|
|
return adau1701_set_capture_pcm_format(component, params);
|
|
}
|
|
|
|
static int adau1701_set_dai_fmt(struct snd_soc_dai *codec_dai,
|
|
unsigned int fmt)
|
|
{
|
|
struct snd_soc_component *component = codec_dai->component;
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(component);
|
|
unsigned int serictl = 0x00, seroctl = 0x00;
|
|
bool invert_lrclk;
|
|
|
|
switch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) {
|
|
case SND_SOC_DAIFMT_CBP_CFP:
|
|
/* master, 64-bits per sample, 1 frame per sample */
|
|
seroctl |= ADAU1701_SEROCTL_MASTER | ADAU1701_SEROCTL_OBF16
|
|
| ADAU1701_SEROCTL_OLF1024;
|
|
break;
|
|
case SND_SOC_DAIFMT_CBC_CFC:
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
/* clock inversion */
|
|
switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
|
|
case SND_SOC_DAIFMT_NB_NF:
|
|
invert_lrclk = false;
|
|
break;
|
|
case SND_SOC_DAIFMT_NB_IF:
|
|
invert_lrclk = true;
|
|
break;
|
|
case SND_SOC_DAIFMT_IB_NF:
|
|
invert_lrclk = false;
|
|
serictl |= ADAU1701_SERICTL_INV_BCLK;
|
|
seroctl |= ADAU1701_SEROCTL_INV_BCLK;
|
|
break;
|
|
case SND_SOC_DAIFMT_IB_IF:
|
|
invert_lrclk = true;
|
|
serictl |= ADAU1701_SERICTL_INV_BCLK;
|
|
seroctl |= ADAU1701_SEROCTL_INV_BCLK;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
|
|
case SND_SOC_DAIFMT_I2S:
|
|
break;
|
|
case SND_SOC_DAIFMT_LEFT_J:
|
|
serictl |= ADAU1701_SERICTL_LEFTJ;
|
|
seroctl |= ADAU1701_SEROCTL_MSB_DEALY0;
|
|
invert_lrclk = !invert_lrclk;
|
|
break;
|
|
case SND_SOC_DAIFMT_RIGHT_J:
|
|
serictl |= ADAU1701_SERICTL_RIGHTJ_24;
|
|
seroctl |= ADAU1701_SEROCTL_MSB_DEALY8;
|
|
invert_lrclk = !invert_lrclk;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (invert_lrclk) {
|
|
seroctl |= ADAU1701_SEROCTL_INV_LRCLK;
|
|
serictl |= ADAU1701_SERICTL_INV_LRCLK;
|
|
}
|
|
|
|
adau1701->dai_fmt = fmt & SND_SOC_DAIFMT_FORMAT_MASK;
|
|
|
|
regmap_write(adau1701->regmap, ADAU1701_SERICTL, serictl);
|
|
regmap_update_bits(adau1701->regmap, ADAU1701_SEROCTL,
|
|
~ADAU1701_SEROCTL_WORD_LEN_MASK, seroctl);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int adau1701_set_bias_level(struct snd_soc_component *component,
|
|
enum snd_soc_bias_level level)
|
|
{
|
|
unsigned int mask = ADAU1701_AUXNPOW_VBPD | ADAU1701_AUXNPOW_VRPD;
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(component);
|
|
|
|
switch (level) {
|
|
case SND_SOC_BIAS_ON:
|
|
break;
|
|
case SND_SOC_BIAS_PREPARE:
|
|
break;
|
|
case SND_SOC_BIAS_STANDBY:
|
|
/* Enable VREF and VREF buffer */
|
|
regmap_update_bits(adau1701->regmap,
|
|
ADAU1701_AUXNPOW, mask, 0x00);
|
|
break;
|
|
case SND_SOC_BIAS_OFF:
|
|
/* Disable VREF and VREF buffer */
|
|
regmap_update_bits(adau1701->regmap,
|
|
ADAU1701_AUXNPOW, mask, mask);
|
|
break;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int adau1701_mute_stream(struct snd_soc_dai *dai, int mute, int direction)
|
|
{
|
|
struct snd_soc_component *component = dai->component;
|
|
unsigned int mask = ADAU1701_DSPCTRL_DAM;
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(component);
|
|
unsigned int val;
|
|
|
|
if (mute)
|
|
val = 0;
|
|
else
|
|
val = mask;
|
|
|
|
regmap_update_bits(adau1701->regmap, ADAU1701_DSPCTRL, mask, val);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int adau1701_set_sysclk(struct snd_soc_component *component, int clk_id,
|
|
int source, unsigned int freq, int dir)
|
|
{
|
|
unsigned int val;
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(component);
|
|
|
|
switch (clk_id) {
|
|
case ADAU1701_CLK_SRC_OSC:
|
|
val = 0x0;
|
|
break;
|
|
case ADAU1701_CLK_SRC_MCLK:
|
|
val = ADAU1701_OSCIPOW_OPD;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
regmap_update_bits(adau1701->regmap, ADAU1701_OSCIPOW,
|
|
ADAU1701_OSCIPOW_OPD, val);
|
|
adau1701->sysclk = freq;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int adau1701_startup(struct snd_pcm_substream *substream,
|
|
struct snd_soc_dai *dai)
|
|
{
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(dai->component);
|
|
|
|
return sigmadsp_restrict_params(adau1701->sigmadsp, substream);
|
|
}
|
|
|
|
#define ADAU1701_RATES (SNDRV_PCM_RATE_48000 | SNDRV_PCM_RATE_96000 | \
|
|
SNDRV_PCM_RATE_192000)
|
|
|
|
#define ADAU1701_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\
|
|
SNDRV_PCM_FMTBIT_S24_LE)
|
|
|
|
static const struct snd_soc_dai_ops adau1701_dai_ops = {
|
|
.set_fmt = adau1701_set_dai_fmt,
|
|
.hw_params = adau1701_hw_params,
|
|
.mute_stream = adau1701_mute_stream,
|
|
.startup = adau1701_startup,
|
|
.no_capture_mute = 1,
|
|
};
|
|
|
|
static struct snd_soc_dai_driver adau1701_dai = {
|
|
.name = "adau1701",
|
|
.playback = {
|
|
.stream_name = "Playback",
|
|
.channels_min = 2,
|
|
.channels_max = 8,
|
|
.rates = ADAU1701_RATES,
|
|
.formats = ADAU1701_FORMATS,
|
|
},
|
|
.capture = {
|
|
.stream_name = "Capture",
|
|
.channels_min = 2,
|
|
.channels_max = 8,
|
|
.rates = ADAU1701_RATES,
|
|
.formats = ADAU1701_FORMATS,
|
|
},
|
|
.ops = &adau1701_dai_ops,
|
|
.symmetric_rate = 1,
|
|
};
|
|
|
|
#ifdef CONFIG_OF
|
|
static const struct of_device_id adau1701_dt_ids[] = {
|
|
{ .compatible = "adi,adau1701", },
|
|
{ }
|
|
};
|
|
MODULE_DEVICE_TABLE(of, adau1701_dt_ids);
|
|
#endif
|
|
|
|
static int adau1701_probe(struct snd_soc_component *component)
|
|
{
|
|
int i, ret;
|
|
unsigned int val;
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(component);
|
|
|
|
ret = sigmadsp_attach(adau1701->sigmadsp, component);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = regulator_bulk_enable(ARRAY_SIZE(adau1701->supplies),
|
|
adau1701->supplies);
|
|
if (ret < 0) {
|
|
dev_err(component->dev, "Failed to enable regulators: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
/*
|
|
* Let the pll_clkdiv variable default to something that won't happen
|
|
* at runtime. That way, we can postpone the firmware download from
|
|
* adau1701_reset() to a point in time when we know the correct PLL
|
|
* mode parameters.
|
|
*/
|
|
adau1701->pll_clkdiv = ADAU1707_CLKDIV_UNSET;
|
|
|
|
/* initalize with pre-configured pll mode settings */
|
|
ret = adau1701_reset(component, adau1701->pll_clkdiv, 0);
|
|
if (ret < 0)
|
|
goto exit_regulators_disable;
|
|
|
|
/* set up pin config */
|
|
val = 0;
|
|
for (i = 0; i < 6; i++)
|
|
val |= adau1701->pin_config[i] << (i * 4);
|
|
|
|
regmap_write(adau1701->regmap, ADAU1701_PINCONF_0, val);
|
|
|
|
val = 0;
|
|
for (i = 0; i < 6; i++)
|
|
val |= adau1701->pin_config[i + 6] << (i * 4);
|
|
|
|
regmap_write(adau1701->regmap, ADAU1701_PINCONF_1, val);
|
|
|
|
return 0;
|
|
|
|
exit_regulators_disable:
|
|
|
|
regulator_bulk_disable(ARRAY_SIZE(adau1701->supplies), adau1701->supplies);
|
|
return ret;
|
|
}
|
|
|
|
static void adau1701_remove(struct snd_soc_component *component)
|
|
{
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(component);
|
|
|
|
if (adau1701->gpio_nreset)
|
|
gpiod_set_value_cansleep(adau1701->gpio_nreset, 0);
|
|
|
|
regulator_bulk_disable(ARRAY_SIZE(adau1701->supplies), adau1701->supplies);
|
|
}
|
|
|
|
#ifdef CONFIG_PM
|
|
static int adau1701_suspend(struct snd_soc_component *component)
|
|
{
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(component);
|
|
|
|
regulator_bulk_disable(ARRAY_SIZE(adau1701->supplies),
|
|
adau1701->supplies);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int adau1701_resume(struct snd_soc_component *component)
|
|
{
|
|
struct adau1701 *adau1701 = snd_soc_component_get_drvdata(component);
|
|
int ret;
|
|
|
|
ret = regulator_bulk_enable(ARRAY_SIZE(adau1701->supplies),
|
|
adau1701->supplies);
|
|
if (ret < 0) {
|
|
dev_err(component->dev, "Failed to enable regulators: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
return adau1701_reset(component, adau1701->pll_clkdiv, 0);
|
|
}
|
|
#else
|
|
#define adau1701_resume NULL
|
|
#define adau1701_suspend NULL
|
|
#endif /* CONFIG_PM */
|
|
|
|
static const struct snd_soc_component_driver adau1701_component_drv = {
|
|
.probe = adau1701_probe,
|
|
.remove = adau1701_remove,
|
|
.resume = adau1701_resume,
|
|
.suspend = adau1701_suspend,
|
|
.set_bias_level = adau1701_set_bias_level,
|
|
.controls = adau1701_controls,
|
|
.num_controls = ARRAY_SIZE(adau1701_controls),
|
|
.dapm_widgets = adau1701_dapm_widgets,
|
|
.num_dapm_widgets = ARRAY_SIZE(adau1701_dapm_widgets),
|
|
.dapm_routes = adau1701_dapm_routes,
|
|
.num_dapm_routes = ARRAY_SIZE(adau1701_dapm_routes),
|
|
.set_sysclk = adau1701_set_sysclk,
|
|
.use_pmdown_time = 1,
|
|
.endianness = 1,
|
|
};
|
|
|
|
static const struct regmap_config adau1701_regmap = {
|
|
.reg_bits = 16,
|
|
.val_bits = 32,
|
|
.max_register = ADAU1701_MAX_REGISTER,
|
|
.cache_type = REGCACHE_MAPLE,
|
|
.volatile_reg = adau1701_volatile_reg,
|
|
.reg_write = adau1701_reg_write,
|
|
.reg_read = adau1701_reg_read,
|
|
};
|
|
|
|
static int adau1701_i2c_probe(struct i2c_client *client)
|
|
{
|
|
struct adau1701 *adau1701;
|
|
struct device *dev = &client->dev;
|
|
int ret, i;
|
|
|
|
adau1701 = devm_kzalloc(dev, sizeof(*adau1701), GFP_KERNEL);
|
|
if (!adau1701)
|
|
return -ENOMEM;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(supply_names); i++)
|
|
adau1701->supplies[i].supply = supply_names[i];
|
|
|
|
ret = devm_regulator_bulk_get(dev, ARRAY_SIZE(adau1701->supplies),
|
|
adau1701->supplies);
|
|
if (ret < 0) {
|
|
dev_err(dev, "Failed to get regulators: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
ret = regulator_bulk_enable(ARRAY_SIZE(adau1701->supplies),
|
|
adau1701->supplies);
|
|
if (ret < 0) {
|
|
dev_err(dev, "Failed to enable regulators: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
adau1701->client = client;
|
|
adau1701->regmap = devm_regmap_init(dev, NULL, client,
|
|
&adau1701_regmap);
|
|
if (IS_ERR(adau1701->regmap)) {
|
|
ret = PTR_ERR(adau1701->regmap);
|
|
goto exit_regulators_disable;
|
|
}
|
|
|
|
|
|
if (dev->of_node) {
|
|
of_property_read_u32(dev->of_node, "adi,pll-clkdiv",
|
|
&adau1701->pll_clkdiv);
|
|
|
|
of_property_read_u8_array(dev->of_node, "adi,pin-config",
|
|
adau1701->pin_config,
|
|
ARRAY_SIZE(adau1701->pin_config));
|
|
}
|
|
|
|
adau1701->gpio_nreset = devm_gpiod_get_optional(dev, "reset", GPIOD_IN);
|
|
|
|
if (IS_ERR(adau1701->gpio_nreset)) {
|
|
ret = PTR_ERR(adau1701->gpio_nreset);
|
|
goto exit_regulators_disable;
|
|
}
|
|
|
|
adau1701->gpio_pll_mode = devm_gpiod_get_array_optional(dev, "adi,pll-mode", GPIOD_OUT_LOW);
|
|
|
|
if (IS_ERR(adau1701->gpio_pll_mode)) {
|
|
ret = PTR_ERR(adau1701->gpio_pll_mode);
|
|
goto exit_regulators_disable;
|
|
}
|
|
|
|
i2c_set_clientdata(client, adau1701);
|
|
|
|
adau1701->sigmadsp = devm_sigmadsp_init_i2c(client,
|
|
&adau1701_sigmadsp_ops, ADAU1701_FIRMWARE);
|
|
if (IS_ERR(adau1701->sigmadsp)) {
|
|
ret = PTR_ERR(adau1701->sigmadsp);
|
|
goto exit_regulators_disable;
|
|
}
|
|
|
|
ret = devm_snd_soc_register_component(&client->dev,
|
|
&adau1701_component_drv,
|
|
&adau1701_dai, 1);
|
|
|
|
exit_regulators_disable:
|
|
|
|
regulator_bulk_disable(ARRAY_SIZE(adau1701->supplies), adau1701->supplies);
|
|
return ret;
|
|
}
|
|
|
|
static const struct i2c_device_id adau1701_i2c_id[] = {
|
|
{ "adau1401", 0 },
|
|
{ "adau1401a", 0 },
|
|
{ "adau1701", 0 },
|
|
{ "adau1702", 0 },
|
|
{ }
|
|
};
|
|
MODULE_DEVICE_TABLE(i2c, adau1701_i2c_id);
|
|
|
|
static struct i2c_driver adau1701_i2c_driver = {
|
|
.driver = {
|
|
.name = "adau1701",
|
|
.of_match_table = of_match_ptr(adau1701_dt_ids),
|
|
},
|
|
.probe = adau1701_i2c_probe,
|
|
.id_table = adau1701_i2c_id,
|
|
};
|
|
|
|
module_i2c_driver(adau1701_i2c_driver);
|
|
|
|
MODULE_DESCRIPTION("ASoC ADAU1701 SigmaDSP driver");
|
|
MODULE_AUTHOR("Cliff Cai <cliff.cai@analog.com>");
|
|
MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
|
MODULE_LICENSE("GPL");
|