mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-16 00:34:20 +08:00
c0448dce56
Add driver support for AP807 clock. Signed-off-by: Ben Peled <bpeled@marvell.com> Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com> Link: https://lkml.kernel.org/r/20190805100310.29048-9-miquel.raynal@bootlin.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
295 lines
6.6 KiB
C
295 lines
6.6 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Marvell Armada AP806 System Controller
|
|
*
|
|
* Copyright (C) 2016 Marvell
|
|
*
|
|
* Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
|
|
*
|
|
*/
|
|
|
|
#define pr_fmt(fmt) "ap806-system-controller: " fmt
|
|
|
|
#include "armada_ap_cp_helper.h"
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/mfd/syscon.h>
|
|
#include <linux/init.h>
|
|
#include <linux/of.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/regmap.h>
|
|
|
|
#define AP806_SAR_REG 0x400
|
|
#define AP806_SAR_CLKFREQ_MODE_MASK 0x1f
|
|
|
|
#define AP806_CLK_NUM 6
|
|
|
|
static struct clk *ap806_clks[AP806_CLK_NUM];
|
|
|
|
static struct clk_onecell_data ap806_clk_data = {
|
|
.clks = ap806_clks,
|
|
.clk_num = AP806_CLK_NUM,
|
|
};
|
|
|
|
static int ap806_get_sar_clocks(unsigned int freq_mode,
|
|
unsigned int *cpuclk_freq,
|
|
unsigned int *dclk_freq)
|
|
{
|
|
switch (freq_mode) {
|
|
case 0x0:
|
|
*cpuclk_freq = 2000;
|
|
*dclk_freq = 600;
|
|
break;
|
|
case 0x1:
|
|
*cpuclk_freq = 2000;
|
|
*dclk_freq = 525;
|
|
break;
|
|
case 0x6:
|
|
*cpuclk_freq = 1800;
|
|
*dclk_freq = 600;
|
|
break;
|
|
case 0x7:
|
|
*cpuclk_freq = 1800;
|
|
*dclk_freq = 525;
|
|
break;
|
|
case 0x4:
|
|
*cpuclk_freq = 1600;
|
|
*dclk_freq = 400;
|
|
break;
|
|
case 0xB:
|
|
*cpuclk_freq = 1600;
|
|
*dclk_freq = 450;
|
|
break;
|
|
case 0xD:
|
|
*cpuclk_freq = 1600;
|
|
*dclk_freq = 525;
|
|
break;
|
|
case 0x1a:
|
|
*cpuclk_freq = 1400;
|
|
*dclk_freq = 400;
|
|
break;
|
|
case 0x14:
|
|
*cpuclk_freq = 1300;
|
|
*dclk_freq = 400;
|
|
break;
|
|
case 0x17:
|
|
*cpuclk_freq = 1300;
|
|
*dclk_freq = 325;
|
|
break;
|
|
case 0x19:
|
|
*cpuclk_freq = 1200;
|
|
*dclk_freq = 400;
|
|
break;
|
|
case 0x13:
|
|
*cpuclk_freq = 1000;
|
|
*dclk_freq = 325;
|
|
break;
|
|
case 0x1d:
|
|
*cpuclk_freq = 1000;
|
|
*dclk_freq = 400;
|
|
break;
|
|
case 0x1c:
|
|
*cpuclk_freq = 800;
|
|
*dclk_freq = 400;
|
|
break;
|
|
case 0x1b:
|
|
*cpuclk_freq = 600;
|
|
*dclk_freq = 400;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int ap807_get_sar_clocks(unsigned int freq_mode,
|
|
unsigned int *cpuclk_freq,
|
|
unsigned int *dclk_freq)
|
|
{
|
|
switch (freq_mode) {
|
|
case 0x0:
|
|
*cpuclk_freq = 2000;
|
|
*dclk_freq = 1200;
|
|
break;
|
|
case 0x6:
|
|
*cpuclk_freq = 2200;
|
|
*dclk_freq = 1200;
|
|
break;
|
|
case 0xD:
|
|
*cpuclk_freq = 1600;
|
|
*dclk_freq = 1200;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int ap806_syscon_common_probe(struct platform_device *pdev,
|
|
struct device_node *syscon_node)
|
|
{
|
|
unsigned int freq_mode, cpuclk_freq, dclk_freq;
|
|
const char *name, *fixedclk_name;
|
|
struct device *dev = &pdev->dev;
|
|
struct device_node *np = dev->of_node;
|
|
struct regmap *regmap;
|
|
u32 reg;
|
|
int ret;
|
|
|
|
regmap = syscon_node_to_regmap(syscon_node);
|
|
if (IS_ERR(regmap)) {
|
|
dev_err(dev, "cannot get regmap\n");
|
|
return PTR_ERR(regmap);
|
|
}
|
|
|
|
ret = regmap_read(regmap, AP806_SAR_REG, ®);
|
|
if (ret) {
|
|
dev_err(dev, "cannot read from regmap\n");
|
|
return ret;
|
|
}
|
|
|
|
freq_mode = reg & AP806_SAR_CLKFREQ_MODE_MASK;
|
|
|
|
if (of_device_is_compatible(pdev->dev.of_node,
|
|
"marvell,ap806-clock")) {
|
|
ret = ap806_get_sar_clocks(freq_mode, &cpuclk_freq, &dclk_freq);
|
|
} else if (of_device_is_compatible(pdev->dev.of_node,
|
|
"marvell,ap807-clock")) {
|
|
ret = ap807_get_sar_clocks(freq_mode, &cpuclk_freq, &dclk_freq);
|
|
} else {
|
|
dev_err(dev, "compatible not supported\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (ret) {
|
|
dev_err(dev, "invalid Sample at Reset value\n");
|
|
return ret;
|
|
}
|
|
|
|
/* Convert to hertz */
|
|
cpuclk_freq *= 1000 * 1000;
|
|
dclk_freq *= 1000 * 1000;
|
|
|
|
/* CPU clocks depend on the Sample At Reset configuration */
|
|
name = ap_cp_unique_name(dev, syscon_node, "pll-cluster-0");
|
|
ap806_clks[0] = clk_register_fixed_rate(dev, name, NULL,
|
|
0, cpuclk_freq);
|
|
if (IS_ERR(ap806_clks[0])) {
|
|
ret = PTR_ERR(ap806_clks[0]);
|
|
goto fail0;
|
|
}
|
|
|
|
name = ap_cp_unique_name(dev, syscon_node, "pll-cluster-1");
|
|
ap806_clks[1] = clk_register_fixed_rate(dev, name, NULL, 0,
|
|
cpuclk_freq);
|
|
if (IS_ERR(ap806_clks[1])) {
|
|
ret = PTR_ERR(ap806_clks[1]);
|
|
goto fail1;
|
|
}
|
|
|
|
/* Fixed clock is always 1200 Mhz */
|
|
fixedclk_name = ap_cp_unique_name(dev, syscon_node, "fixed");
|
|
ap806_clks[2] = clk_register_fixed_rate(dev, fixedclk_name, NULL,
|
|
0, 1200 * 1000 * 1000);
|
|
if (IS_ERR(ap806_clks[2])) {
|
|
ret = PTR_ERR(ap806_clks[2]);
|
|
goto fail2;
|
|
}
|
|
|
|
/* MSS Clock is fixed clock divided by 6 */
|
|
name = ap_cp_unique_name(dev, syscon_node, "mss");
|
|
ap806_clks[3] = clk_register_fixed_factor(NULL, name, fixedclk_name,
|
|
0, 1, 6);
|
|
if (IS_ERR(ap806_clks[3])) {
|
|
ret = PTR_ERR(ap806_clks[3]);
|
|
goto fail3;
|
|
}
|
|
|
|
/* SDIO(/eMMC) Clock is fixed clock divided by 3 */
|
|
name = ap_cp_unique_name(dev, syscon_node, "sdio");
|
|
ap806_clks[4] = clk_register_fixed_factor(NULL, name,
|
|
fixedclk_name,
|
|
0, 1, 3);
|
|
if (IS_ERR(ap806_clks[4])) {
|
|
ret = PTR_ERR(ap806_clks[4]);
|
|
goto fail4;
|
|
}
|
|
|
|
/* AP-DCLK(HCLK) Clock is DDR clock divided by 2 */
|
|
name = ap_cp_unique_name(dev, syscon_node, "ap-dclk");
|
|
ap806_clks[5] = clk_register_fixed_rate(dev, name, NULL, 0, dclk_freq);
|
|
if (IS_ERR(ap806_clks[5])) {
|
|
ret = PTR_ERR(ap806_clks[5]);
|
|
goto fail5;
|
|
}
|
|
|
|
ret = of_clk_add_provider(np, of_clk_src_onecell_get, &ap806_clk_data);
|
|
if (ret)
|
|
goto fail_clk_add;
|
|
|
|
return 0;
|
|
|
|
fail_clk_add:
|
|
clk_unregister_fixed_factor(ap806_clks[5]);
|
|
fail5:
|
|
clk_unregister_fixed_factor(ap806_clks[4]);
|
|
fail4:
|
|
clk_unregister_fixed_factor(ap806_clks[3]);
|
|
fail3:
|
|
clk_unregister_fixed_rate(ap806_clks[2]);
|
|
fail2:
|
|
clk_unregister_fixed_rate(ap806_clks[1]);
|
|
fail1:
|
|
clk_unregister_fixed_rate(ap806_clks[0]);
|
|
fail0:
|
|
return ret;
|
|
}
|
|
|
|
static int ap806_syscon_legacy_probe(struct platform_device *pdev)
|
|
{
|
|
dev_warn(&pdev->dev, FW_WARN "Using legacy device tree binding\n");
|
|
dev_warn(&pdev->dev, FW_WARN "Update your device tree:\n");
|
|
dev_warn(&pdev->dev, FW_WARN
|
|
"This binding won't be supported in future kernel\n");
|
|
|
|
return ap806_syscon_common_probe(pdev, pdev->dev.of_node);
|
|
|
|
}
|
|
|
|
static int ap806_clock_probe(struct platform_device *pdev)
|
|
{
|
|
return ap806_syscon_common_probe(pdev, pdev->dev.of_node->parent);
|
|
}
|
|
|
|
static const struct of_device_id ap806_syscon_legacy_of_match[] = {
|
|
{ .compatible = "marvell,ap806-system-controller", },
|
|
{ }
|
|
};
|
|
|
|
static struct platform_driver ap806_syscon_legacy_driver = {
|
|
.probe = ap806_syscon_legacy_probe,
|
|
.driver = {
|
|
.name = "marvell-ap806-system-controller",
|
|
.of_match_table = ap806_syscon_legacy_of_match,
|
|
.suppress_bind_attrs = true,
|
|
},
|
|
};
|
|
builtin_platform_driver(ap806_syscon_legacy_driver);
|
|
|
|
static const struct of_device_id ap806_clock_of_match[] = {
|
|
{ .compatible = "marvell,ap806-clock", },
|
|
{ .compatible = "marvell,ap807-clock", },
|
|
{ }
|
|
};
|
|
|
|
static struct platform_driver ap806_clock_driver = {
|
|
.probe = ap806_clock_probe,
|
|
.driver = {
|
|
.name = "marvell-ap806-clock",
|
|
.of_match_table = ap806_clock_of_match,
|
|
.suppress_bind_attrs = true,
|
|
},
|
|
};
|
|
builtin_platform_driver(ap806_clock_driver);
|