mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-15 15:04:27 +08:00
fd96278127
RISCV_NONSTANDARD_CACHE_OPS is also used for the pmem cache maintenance helpers, which are built into the kernel unconditionally. Signed-off-by: Christoph Hellwig <hch@lst.de> Acked-by: Conor Dooley <conor.dooley@microchip.com> Link: https://lore.kernel.org/r/20231018052654.50074-2-hch@lst.de Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
12 lines
278 B
Plaintext
12 lines
278 B
Plaintext
# SPDX-License-Identifier: GPL-2.0
|
|
menu "Cache Drivers"
|
|
|
|
config AX45MP_L2_CACHE
|
|
bool "Andes Technology AX45MP L2 Cache controller"
|
|
depends on RISCV
|
|
select RISCV_NONSTANDARD_CACHE_OPS
|
|
help
|
|
Support for the L2 cache controller on Andes Technology AX45MP platforms.
|
|
|
|
endmenu
|