mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-04 17:44:14 +08:00
707abf0695
The LTR message on the PCIe inform the requested latency on which the PCIe must become active to the downstream PCIe port of the system. This patch provide recommended LTR parameters by i225 specification. Signed-off-by: Sasha Neftin <sasha.neftin@intel.com> Tested-by: Aaron Brown <aaron.f.brown@intel.com> Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
17 lines
501 B
C
17 lines
501 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/* Copyright (c) 2018 Intel Corporation */
|
|
|
|
#ifndef _IGC_I225_H_
|
|
#define _IGC_I225_H_
|
|
|
|
s32 igc_acquire_swfw_sync_i225(struct igc_hw *hw, u16 mask);
|
|
void igc_release_swfw_sync_i225(struct igc_hw *hw, u16 mask);
|
|
|
|
s32 igc_init_nvm_params_i225(struct igc_hw *hw);
|
|
bool igc_get_flash_presence_i225(struct igc_hw *hw);
|
|
s32 igc_set_eee_i225(struct igc_hw *hw, bool adv2p5G, bool adv1G,
|
|
bool adv100M);
|
|
s32 igc_set_ltr_i225(struct igc_hw *hw, bool link);
|
|
|
|
#endif
|