mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-17 01:04:19 +08:00
400d9fda39
The votable alpha PLLs need to have the fsm mode enabled as part of the initialization. The sequence seems to be the same as used by clk-pll, so move the function which does this into a common place and reuse it for the clk-alpha-pll Signed-off-by: Rajendra Nayak <rnayak@codeaurora.org> Signed-off-by: Taniya Das <tdas@codeaurora.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
83 lines
1.9 KiB
C
83 lines
1.9 KiB
C
/*
|
|
* Copyright (c) 2015, The Linux Foundation. All rights reserved.
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef __QCOM_CLK_ALPHA_PLL_H__
|
|
#define __QCOM_CLK_ALPHA_PLL_H__
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include "clk-regmap.h"
|
|
|
|
struct pll_vco {
|
|
unsigned long min_freq;
|
|
unsigned long max_freq;
|
|
u32 val;
|
|
};
|
|
|
|
/**
|
|
* struct clk_alpha_pll - phase locked loop (PLL)
|
|
* @offset: base address of registers
|
|
* @vco_table: array of VCO settings
|
|
* @clkr: regmap clock handle
|
|
*/
|
|
struct clk_alpha_pll {
|
|
u32 offset;
|
|
|
|
const struct pll_vco *vco_table;
|
|
size_t num_vco;
|
|
#define SUPPORTS_OFFLINE_REQ BIT(0)
|
|
#define SUPPORTS_16BIT_ALPHA BIT(1)
|
|
#define SUPPORTS_FSM_MODE BIT(2)
|
|
u8 flags;
|
|
|
|
struct clk_regmap clkr;
|
|
};
|
|
|
|
/**
|
|
* struct clk_alpha_pll_postdiv - phase locked loop (PLL) post-divider
|
|
* @offset: base address of registers
|
|
* @width: width of post-divider
|
|
* @clkr: regmap clock handle
|
|
*/
|
|
struct clk_alpha_pll_postdiv {
|
|
u32 offset;
|
|
u8 width;
|
|
|
|
struct clk_regmap clkr;
|
|
};
|
|
|
|
struct alpha_pll_config {
|
|
u32 l;
|
|
u32 alpha;
|
|
u32 config_ctl_val;
|
|
u32 config_ctl_hi_val;
|
|
u32 main_output_mask;
|
|
u32 aux_output_mask;
|
|
u32 aux2_output_mask;
|
|
u32 early_output_mask;
|
|
u32 pre_div_val;
|
|
u32 pre_div_mask;
|
|
u32 post_div_val;
|
|
u32 post_div_mask;
|
|
u32 vco_val;
|
|
u32 vco_mask;
|
|
};
|
|
|
|
extern const struct clk_ops clk_alpha_pll_ops;
|
|
extern const struct clk_ops clk_alpha_pll_hwfsm_ops;
|
|
extern const struct clk_ops clk_alpha_pll_postdiv_ops;
|
|
|
|
void clk_alpha_pll_configure(struct clk_alpha_pll *pll, struct regmap *regmap,
|
|
const struct alpha_pll_config *config);
|
|
|
|
#endif
|