mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2025-01-03 20:34:58 +08:00
e42edf9b9d
Transactional Memory was removed from the architecture in ISA v3.1. For threads running in P8/P9 compatibility mode on P10 a synthetic TM implementation is provided. In this implementation, tbegin. always sets cr0 eq meaning the abort handler is always called. This is not an issue as users of TM are expected to have a fallback non transactional way to make forward progress in the abort handler. The TEXASR indicates if a transaction failure is due to a synthetic implementation. Some of the TM self tests need a non-degenerate TM implementation for their testing to be meaningful so check for a synthetic implementation and skip the test if so. Signed-off-by: Jordan Niethe <jniethe5@gmail.com> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au> Link: https://lore.kernel.org/r/20210729041317.366612-2-jniethe5@gmail.com |
||
|---|---|---|
| .. | ||
| .gitignore | ||
| child.h | ||
| core-pkey.c | ||
| Makefile | ||
| perf-hwbreak.c | ||
| ptrace-gpr.c | ||
| ptrace-gpr.h | ||
| ptrace-hwbreak.c | ||
| ptrace-perf-hwbreak.c | ||
| ptrace-pkey.c | ||
| ptrace-syscall.c | ||
| ptrace-tar.c | ||
| ptrace-tar.h | ||
| ptrace-tm-gpr.c | ||
| ptrace-tm-spd-gpr.c | ||
| ptrace-tm-spd-tar.c | ||
| ptrace-tm-spd-vsx.c | ||
| ptrace-tm-spr.c | ||
| ptrace-tm-tar.c | ||
| ptrace-tm-vsx.c | ||
| ptrace-vsx.c | ||
| ptrace-vsx.h | ||
| ptrace.h | ||