mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-24 03:24:55 +08:00
97d485edc1
Add bindings for the AHB bus which exposes the SSC (Snapdragon Sensor Core) block in the global address space. This bus (and the SSC block itself) is present on certain qcom SoCs. In typical configuration, this bus (as some of the clocks and registers that we need to manipulate) is not accessible to Linux, and the resources on this bus are indirectly accessed by communicating with a hexagon CPU core residing in the SSC block. In this configuration, the hypervisor is the one performing the bus initialization for the purposes of bringing the hexagon CPU core out of reset. However, it is possible to change the configuration, in which case this driver will initialize the bus. In combination with drivers for resources on the SSC bus, this driver can aid in debugging, and for example with a TLMM driver can be used to directly access SSC-dedicated GPIO pins, removing the need to commit to a particular usecase during hw design. Finally, until open firmware for the hexagon core is available, this approach allows for using sensors hooked up to SSC-dedicated GPIO pins on mainline Linux simply by utilizing the existing in-tree drivers for these sensors. Signed-off-by: Michael Srba <Michael.Srba@seznam.cz> Reviewed-by: Jeffrey Hugo <jeffrey.l.hugo@gmail.com> Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/20220411072156.24451-5-michael.srba@seznam.cz
44 lines
1.3 KiB
Makefile
44 lines
1.3 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
#
|
|
# Makefile for the bus drivers.
|
|
#
|
|
|
|
# Interconnect bus drivers for ARM platforms
|
|
obj-$(CONFIG_ARM_CCI) += arm-cci.o
|
|
obj-$(CONFIG_ARM_INTEGRATOR_LM) += arm-integrator-lm.o
|
|
obj-$(CONFIG_HISILICON_LPC) += hisi_lpc.o
|
|
obj-$(CONFIG_BRCMSTB_GISB_ARB) += brcmstb_gisb.o
|
|
obj-$(CONFIG_MOXTET) += moxtet.o
|
|
|
|
# DPAA2 fsl-mc bus
|
|
obj-$(CONFIG_FSL_MC_BUS) += fsl-mc/
|
|
|
|
obj-$(CONFIG_BT1_APB) += bt1-apb.o
|
|
obj-$(CONFIG_BT1_AXI) += bt1-axi.o
|
|
obj-$(CONFIG_IMX_WEIM) += imx-weim.o
|
|
obj-$(CONFIG_INTEL_IXP4XX_EB) += intel-ixp4xx-eb.o
|
|
obj-$(CONFIG_MIPS_CDMM) += mips_cdmm.o
|
|
obj-$(CONFIG_MVEBU_MBUS) += mvebu-mbus.o
|
|
|
|
# Interconnect bus driver for OMAP SoCs.
|
|
obj-$(CONFIG_OMAP_INTERCONNECT) += omap_l3_smx.o omap_l3_noc.o
|
|
|
|
obj-$(CONFIG_OMAP_OCP2SCP) += omap-ocp2scp.o
|
|
obj-$(CONFIG_QCOM_EBI2) += qcom-ebi2.o
|
|
obj-$(CONFIG_QCOM_SSC_BLOCK_BUS) += qcom-ssc-block-bus.o
|
|
obj-$(CONFIG_SUN50I_DE2_BUS) += sun50i-de2.o
|
|
obj-$(CONFIG_SUNXI_RSB) += sunxi-rsb.o
|
|
obj-$(CONFIG_OF) += simple-pm-bus.o
|
|
obj-$(CONFIG_TEGRA_ACONNECT) += tegra-aconnect.o
|
|
obj-$(CONFIG_TEGRA_GMI) += tegra-gmi.o
|
|
obj-$(CONFIG_TI_PWMSS) += ti-pwmss.o
|
|
obj-$(CONFIG_TI_SYSC) += ti-sysc.o
|
|
obj-$(CONFIG_TS_NBUS) += ts-nbus.o
|
|
obj-$(CONFIG_UNIPHIER_SYSTEM_BUS) += uniphier-system-bus.o
|
|
obj-$(CONFIG_VEXPRESS_CONFIG) += vexpress-config.o
|
|
|
|
obj-$(CONFIG_DA8XX_MSTPRI) += da8xx-mstpri.o
|
|
|
|
# MHI
|
|
obj-y += mhi/
|