mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-15 06:55:13 +08:00
d94ba9e7d8
New drivers:
- New driver for Oxnas pin control and GPIO. This ARM-based chipset
is used in a few storage (NAS) type devices.
- New driver for the MAX77620/MAX20024 pin controller portions.
- New driver for the Intel Merrifield pin controller.
New subdrivers:
- New subdriver for the Qualcomm MDM9615
- New subdriver for the STM32F746 MCU
- New subdriver for the Broadcom NSP SoC.
Cleanups:
- Demodularization of bool compiled-in drivers.
Apart from this there is just regular incremental improvements to
a lot of drivers, especially Uniphier and PFC.
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1
iQIcBAABAgAGBQJXmcthAAoJEEEQszewGV1z2ukP/1T34tgMllEzBcnyTM28pnPl
80anOiCi/jkLuW1hYTLc4Rx0tZT2oWw9hrZdKGNMuzNCaJSmFaRhUrbzxhZ8E+6O
3AHYSopAYUTKVYJsuY+fs3HbNajKBsSWYdmxin4e953BPudLjhZ2WliDXxupsbwZ
/KI6s8J2pDZcPurrlozT5Avp3BTwwCq+fo12NIMkkmuhURb69OsDAVjPlwjocq73
BKcdH8AdgO7w5Ss5/IQbvrhyuFc2kCQ/wH1tiuE2a4iYWhp+QkMOEqWUSdYs33bx
Sbn3KTK6IYYS1eb4xharh7H/zoBs20aCQ2kS8qbYmG+Fv7rB7qboI0qM7m7+25O8
7F6Tf4F0HUg6IjcABcI5lFuTxACBG8p5ZlmQAp/36EaeIblLALBCvd1ArmZ6fdG+
Pzu5vLaZBAmxQn6EseHLAJkH4FEzV7II/Sk7U23TINHUpl/L2GJO+6irz7eelKAk
XED6mrNU8rRnZMka02ZnIgIbABG7ELNJsRxEnf8k9CX7cfi4p568eZeR1nfKcy4+
uldJLipNv3NfwuRY5JEEa7pFW4azYmnzS1GcoVYPy7snYc4Rr8cbBD6YvcxyMhVz
RXHc21mj45JnboldAYU59t5BbVZNwZqF8hmg935ngoaZjYfhhnfGoNQF7hy6/1fS
bwojoQtBqGcriKZYGs0o
=po0g
-----END PGP SIGNATURE-----
Merge tag 'pinctrl-v4.8-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl
Pull pin control updates from Linus Walleij:
"This is the bulk of pin control changes for the v4.8 kernel cycle.
Nothing stands out as especially exiting: new drivers, new subdrivers,
lots of cleanups and incremental features.
Business as usual.
New drivers:
- New driver for Oxnas pin control and GPIO. This ARM-based chipset
is used in a few storage (NAS) type devices.
- New driver for the MAX77620/MAX20024 pin controller portions.
- New driver for the Intel Merrifield pin controller.
New subdrivers:
- New subdriver for the Qualcomm MDM9615
- New subdriver for the STM32F746 MCU
- New subdriver for the Broadcom NSP SoC.
Cleanups:
- Demodularization of bool compiled-in drivers.
Apart from this there is just regular incremental improvements to a
lot of drivers, especially Uniphier and PFC"
* tag 'pinctrl-v4.8-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl: (131 commits)
pinctrl: fix pincontrol definition for marvell
pinctrl: xway: fix typo
Revert "pinctrl: amd: make it explicitly non-modular"
pinctrl: iproc: Add NSP and Stingray GPIO support
pinctrl: Update iProc GPIO DT bindings
pinctrl: bcm: add OF dependencies
pinctrl: ns2: remove redundant dev_err call in ns2_pinmux_probe()
pinctrl: Add STM32F746 MCU support
pinctrl: intel: Protect set wake flow by spin lock
pinctrl: nsp: remove redundant dev_err call in nsp_pinmux_probe()
pinctrl: uniphier: add Ethernet pin-mux settings
sh-pfc: Use PTR_ERR_OR_ZERO() to simplify the code
pinctrl: ns2: fix return value check in ns2_pinmux_probe()
pinctrl: qcom: update DT bindings with ebi2 groups
pinctrl: qcom: establish proper EBI2 pin groups
pinctrl: imx21: Remove the MODULE_DEVICE_TABLE() macro
Documentation: dt: Add new compatible to STM32 pinctrl driver bindings
includes: dt-bindings: Add STM32F746 pinctrl DT bindings
pinctrl: sunxi: fix nand0 function name for sun8i
pinctrl: uniphier: remove pointless pin-mux settings for PH1-LD11
...
1802 lines
65 KiB
C
1802 lines
65 KiB
C
/*
|
|
* linux/drivers/pinctrl/pinmux-xway.c
|
|
* based on linux/drivers/pinctrl/pinmux-pxa910.c
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* publishhed by the Free Software Foundation.
|
|
*
|
|
* Copyright (C) 2012 John Crispin <blogic@openwrt.org>
|
|
* Copyright (C) 2015 Martin Schiller <mschiller@tdt.de>
|
|
*/
|
|
|
|
#include <linux/err.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/module.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/of_address.h>
|
|
#include <linux/of_gpio.h>
|
|
#include <linux/ioport.h>
|
|
#include <linux/io.h>
|
|
#include <linux/device.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include "pinctrl-lantiq.h"
|
|
|
|
#include <lantiq_soc.h>
|
|
|
|
/* we have up to 4 banks of 16 bit each */
|
|
#define PINS 16
|
|
#define PORT3 3
|
|
#define PORT(x) (x / PINS)
|
|
#define PORT_PIN(x) (x % PINS)
|
|
|
|
/* we have 2 mux bits that can be set for each pin */
|
|
#define MUX_ALT0 0x1
|
|
#define MUX_ALT1 0x2
|
|
|
|
/*
|
|
* each bank has this offset apart from the 4th bank that is mixed into the
|
|
* other 3 ranges
|
|
*/
|
|
#define REG_OFF 0x30
|
|
|
|
/* these are the offsets to our registers */
|
|
#define GPIO_BASE(p) (REG_OFF * PORT(p))
|
|
#define GPIO_OUT(p) GPIO_BASE(p)
|
|
#define GPIO_IN(p) (GPIO_BASE(p) + 0x04)
|
|
#define GPIO_DIR(p) (GPIO_BASE(p) + 0x08)
|
|
#define GPIO_ALT0(p) (GPIO_BASE(p) + 0x0C)
|
|
#define GPIO_ALT1(p) (GPIO_BASE(p) + 0x10)
|
|
#define GPIO_OD(p) (GPIO_BASE(p) + 0x14)
|
|
#define GPIO_PUDSEL(p) (GPIO_BASE(p) + 0x1c)
|
|
#define GPIO_PUDEN(p) (GPIO_BASE(p) + 0x20)
|
|
|
|
/* the 4th port needs special offsets for some registers */
|
|
#define GPIO3_OD (GPIO_BASE(0) + 0x24)
|
|
#define GPIO3_PUDSEL (GPIO_BASE(0) + 0x28)
|
|
#define GPIO3_PUDEN (GPIO_BASE(0) + 0x2C)
|
|
#define GPIO3_ALT1 (GPIO_BASE(PINS) + 0x24)
|
|
|
|
/* macros to help us access the registers */
|
|
#define gpio_getbit(m, r, p) (!!(ltq_r32(m + r) & BIT(p)))
|
|
#define gpio_setbit(m, r, p) ltq_w32_mask(0, BIT(p), m + r)
|
|
#define gpio_clearbit(m, r, p) ltq_w32_mask(BIT(p), 0, m + r)
|
|
|
|
#define MFP_XWAY(a, f0, f1, f2, f3) \
|
|
{ \
|
|
.name = #a, \
|
|
.pin = a, \
|
|
.func = { \
|
|
XWAY_MUX_##f0, \
|
|
XWAY_MUX_##f1, \
|
|
XWAY_MUX_##f2, \
|
|
XWAY_MUX_##f3, \
|
|
}, \
|
|
}
|
|
|
|
#define GRP_MUX(a, m, p) \
|
|
{ .name = a, .mux = XWAY_MUX_##m, .pins = p, .npins = ARRAY_SIZE(p), }
|
|
|
|
#define FUNC_MUX(f, m) \
|
|
{ .func = f, .mux = XWAY_MUX_##m, }
|
|
|
|
enum xway_mux {
|
|
XWAY_MUX_GPIO = 0,
|
|
XWAY_MUX_SPI,
|
|
XWAY_MUX_ASC,
|
|
XWAY_MUX_USIF,
|
|
XWAY_MUX_PCI,
|
|
XWAY_MUX_CBUS,
|
|
XWAY_MUX_CGU,
|
|
XWAY_MUX_EBU,
|
|
XWAY_MUX_EBU2,
|
|
XWAY_MUX_JTAG,
|
|
XWAY_MUX_MCD,
|
|
XWAY_MUX_EXIN,
|
|
XWAY_MUX_TDM,
|
|
XWAY_MUX_STP,
|
|
XWAY_MUX_SIN,
|
|
XWAY_MUX_GPT,
|
|
XWAY_MUX_NMI,
|
|
XWAY_MUX_MDIO,
|
|
XWAY_MUX_MII,
|
|
XWAY_MUX_EPHY,
|
|
XWAY_MUX_DFE,
|
|
XWAY_MUX_SDIO,
|
|
XWAY_MUX_GPHY,
|
|
XWAY_MUX_SSI,
|
|
XWAY_MUX_WIFI,
|
|
XWAY_MUX_NONE = 0xffff,
|
|
};
|
|
|
|
/* --------- DEPRECATED: xr9 related code --------- */
|
|
/* ---------- use xrx100/xrx200 instead ---------- */
|
|
#define XR9_MAX_PIN 56
|
|
|
|
static const struct ltq_mfp_pin xway_mfp[] = {
|
|
/* pin f0 f1 f2 f3 */
|
|
MFP_XWAY(GPIO0, GPIO, EXIN, NONE, TDM),
|
|
MFP_XWAY(GPIO1, GPIO, EXIN, NONE, NONE),
|
|
MFP_XWAY(GPIO2, GPIO, CGU, EXIN, GPHY),
|
|
MFP_XWAY(GPIO3, GPIO, CGU, NONE, PCI),
|
|
MFP_XWAY(GPIO4, GPIO, STP, NONE, ASC),
|
|
MFP_XWAY(GPIO5, GPIO, STP, GPHY, NONE),
|
|
MFP_XWAY(GPIO6, GPIO, STP, GPT, ASC),
|
|
MFP_XWAY(GPIO7, GPIO, CGU, PCI, GPHY),
|
|
MFP_XWAY(GPIO8, GPIO, CGU, NMI, NONE),
|
|
MFP_XWAY(GPIO9, GPIO, ASC, SPI, EXIN),
|
|
MFP_XWAY(GPIO10, GPIO, ASC, SPI, NONE),
|
|
MFP_XWAY(GPIO11, GPIO, ASC, PCI, SPI),
|
|
MFP_XWAY(GPIO12, GPIO, ASC, NONE, NONE),
|
|
MFP_XWAY(GPIO13, GPIO, EBU, SPI, NONE),
|
|
MFP_XWAY(GPIO14, GPIO, CGU, PCI, NONE),
|
|
MFP_XWAY(GPIO15, GPIO, SPI, JTAG, NONE),
|
|
MFP_XWAY(GPIO16, GPIO, SPI, NONE, JTAG),
|
|
MFP_XWAY(GPIO17, GPIO, SPI, NONE, JTAG),
|
|
MFP_XWAY(GPIO18, GPIO, SPI, NONE, JTAG),
|
|
MFP_XWAY(GPIO19, GPIO, PCI, NONE, NONE),
|
|
MFP_XWAY(GPIO20, GPIO, JTAG, NONE, NONE),
|
|
MFP_XWAY(GPIO21, GPIO, PCI, EBU, GPT),
|
|
MFP_XWAY(GPIO22, GPIO, SPI, NONE, NONE),
|
|
MFP_XWAY(GPIO23, GPIO, EBU, PCI, STP),
|
|
MFP_XWAY(GPIO24, GPIO, EBU, TDM, PCI),
|
|
MFP_XWAY(GPIO25, GPIO, TDM, NONE, ASC),
|
|
MFP_XWAY(GPIO26, GPIO, EBU, NONE, TDM),
|
|
MFP_XWAY(GPIO27, GPIO, TDM, NONE, ASC),
|
|
MFP_XWAY(GPIO28, GPIO, GPT, NONE, NONE),
|
|
MFP_XWAY(GPIO29, GPIO, PCI, NONE, NONE),
|
|
MFP_XWAY(GPIO30, GPIO, PCI, NONE, NONE),
|
|
MFP_XWAY(GPIO31, GPIO, EBU, PCI, NONE),
|
|
MFP_XWAY(GPIO32, GPIO, NONE, NONE, EBU),
|
|
MFP_XWAY(GPIO33, GPIO, NONE, NONE, EBU),
|
|
MFP_XWAY(GPIO34, GPIO, NONE, NONE, EBU),
|
|
MFP_XWAY(GPIO35, GPIO, NONE, NONE, EBU),
|
|
MFP_XWAY(GPIO36, GPIO, SIN, NONE, EBU),
|
|
MFP_XWAY(GPIO37, GPIO, PCI, NONE, NONE),
|
|
MFP_XWAY(GPIO38, GPIO, PCI, NONE, NONE),
|
|
MFP_XWAY(GPIO39, GPIO, EXIN, NONE, NONE),
|
|
MFP_XWAY(GPIO40, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO41, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO42, GPIO, MDIO, NONE, NONE),
|
|
MFP_XWAY(GPIO43, GPIO, MDIO, NONE, NONE),
|
|
MFP_XWAY(GPIO44, GPIO, MII, SIN, GPHY),
|
|
MFP_XWAY(GPIO45, GPIO, NONE, GPHY, SIN),
|
|
MFP_XWAY(GPIO46, GPIO, NONE, NONE, EXIN),
|
|
MFP_XWAY(GPIO47, GPIO, MII, GPHY, SIN),
|
|
MFP_XWAY(GPIO48, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO49, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO50, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO51, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO52, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO53, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO54, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO55, GPIO, NONE, NONE, NONE),
|
|
};
|
|
|
|
static const unsigned pins_jtag[] = {GPIO15, GPIO16, GPIO17, GPIO19, GPIO35};
|
|
static const unsigned pins_asc0[] = {GPIO11, GPIO12};
|
|
static const unsigned pins_asc0_cts_rts[] = {GPIO9, GPIO10};
|
|
static const unsigned pins_stp[] = {GPIO4, GPIO5, GPIO6};
|
|
static const unsigned pins_nmi[] = {GPIO8};
|
|
static const unsigned pins_mdio[] = {GPIO42, GPIO43};
|
|
|
|
static const unsigned pins_gphy0_led0[] = {GPIO5};
|
|
static const unsigned pins_gphy0_led1[] = {GPIO7};
|
|
static const unsigned pins_gphy0_led2[] = {GPIO2};
|
|
static const unsigned pins_gphy1_led0[] = {GPIO44};
|
|
static const unsigned pins_gphy1_led1[] = {GPIO45};
|
|
static const unsigned pins_gphy1_led2[] = {GPIO47};
|
|
|
|
static const unsigned pins_ebu_a24[] = {GPIO13};
|
|
static const unsigned pins_ebu_clk[] = {GPIO21};
|
|
static const unsigned pins_ebu_cs1[] = {GPIO23};
|
|
static const unsigned pins_ebu_a23[] = {GPIO24};
|
|
static const unsigned pins_ebu_wait[] = {GPIO26};
|
|
static const unsigned pins_ebu_a25[] = {GPIO31};
|
|
static const unsigned pins_ebu_rdy[] = {GPIO48};
|
|
static const unsigned pins_ebu_rd[] = {GPIO49};
|
|
|
|
static const unsigned pins_nand_ale[] = {GPIO13};
|
|
static const unsigned pins_nand_cs1[] = {GPIO23};
|
|
static const unsigned pins_nand_cle[] = {GPIO24};
|
|
static const unsigned pins_nand_rdy[] = {GPIO48};
|
|
static const unsigned pins_nand_rd[] = {GPIO49};
|
|
|
|
static const unsigned xway_exin_pin_map[] = {GPIO0, GPIO1, GPIO2, GPIO39, GPIO46, GPIO9};
|
|
|
|
static const unsigned pins_exin0[] = {GPIO0};
|
|
static const unsigned pins_exin1[] = {GPIO1};
|
|
static const unsigned pins_exin2[] = {GPIO2};
|
|
static const unsigned pins_exin3[] = {GPIO39};
|
|
static const unsigned pins_exin4[] = {GPIO46};
|
|
static const unsigned pins_exin5[] = {GPIO9};
|
|
|
|
static const unsigned pins_spi[] = {GPIO16, GPIO17, GPIO18};
|
|
static const unsigned pins_spi_cs1[] = {GPIO15};
|
|
static const unsigned pins_spi_cs2[] = {GPIO22};
|
|
static const unsigned pins_spi_cs3[] = {GPIO13};
|
|
static const unsigned pins_spi_cs4[] = {GPIO10};
|
|
static const unsigned pins_spi_cs5[] = {GPIO9};
|
|
static const unsigned pins_spi_cs6[] = {GPIO11};
|
|
|
|
static const unsigned pins_gpt1[] = {GPIO28};
|
|
static const unsigned pins_gpt2[] = {GPIO21};
|
|
static const unsigned pins_gpt3[] = {GPIO6};
|
|
|
|
static const unsigned pins_clkout0[] = {GPIO8};
|
|
static const unsigned pins_clkout1[] = {GPIO7};
|
|
static const unsigned pins_clkout2[] = {GPIO3};
|
|
static const unsigned pins_clkout3[] = {GPIO2};
|
|
|
|
static const unsigned pins_pci_gnt1[] = {GPIO30};
|
|
static const unsigned pins_pci_gnt2[] = {GPIO23};
|
|
static const unsigned pins_pci_gnt3[] = {GPIO19};
|
|
static const unsigned pins_pci_gnt4[] = {GPIO38};
|
|
static const unsigned pins_pci_req1[] = {GPIO29};
|
|
static const unsigned pins_pci_req2[] = {GPIO31};
|
|
static const unsigned pins_pci_req3[] = {GPIO3};
|
|
static const unsigned pins_pci_req4[] = {GPIO37};
|
|
|
|
static const struct ltq_pin_group xway_grps[] = {
|
|
GRP_MUX("exin0", EXIN, pins_exin0),
|
|
GRP_MUX("exin1", EXIN, pins_exin1),
|
|
GRP_MUX("exin2", EXIN, pins_exin2),
|
|
GRP_MUX("jtag", JTAG, pins_jtag),
|
|
GRP_MUX("ebu a23", EBU, pins_ebu_a23),
|
|
GRP_MUX("ebu a24", EBU, pins_ebu_a24),
|
|
GRP_MUX("ebu a25", EBU, pins_ebu_a25),
|
|
GRP_MUX("ebu clk", EBU, pins_ebu_clk),
|
|
GRP_MUX("ebu cs1", EBU, pins_ebu_cs1),
|
|
GRP_MUX("ebu wait", EBU, pins_ebu_wait),
|
|
GRP_MUX("nand ale", EBU, pins_nand_ale),
|
|
GRP_MUX("nand cs1", EBU, pins_nand_cs1),
|
|
GRP_MUX("nand cle", EBU, pins_nand_cle),
|
|
GRP_MUX("spi", SPI, pins_spi),
|
|
GRP_MUX("spi_cs1", SPI, pins_spi_cs1),
|
|
GRP_MUX("spi_cs2", SPI, pins_spi_cs2),
|
|
GRP_MUX("spi_cs3", SPI, pins_spi_cs3),
|
|
GRP_MUX("spi_cs4", SPI, pins_spi_cs4),
|
|
GRP_MUX("spi_cs5", SPI, pins_spi_cs5),
|
|
GRP_MUX("spi_cs6", SPI, pins_spi_cs6),
|
|
GRP_MUX("asc0", ASC, pins_asc0),
|
|
GRP_MUX("asc0 cts rts", ASC, pins_asc0_cts_rts),
|
|
GRP_MUX("stp", STP, pins_stp),
|
|
GRP_MUX("nmi", NMI, pins_nmi),
|
|
GRP_MUX("gpt1", GPT, pins_gpt1),
|
|
GRP_MUX("gpt2", GPT, pins_gpt2),
|
|
GRP_MUX("gpt3", GPT, pins_gpt3),
|
|
GRP_MUX("clkout0", CGU, pins_clkout0),
|
|
GRP_MUX("clkout1", CGU, pins_clkout1),
|
|
GRP_MUX("clkout2", CGU, pins_clkout2),
|
|
GRP_MUX("clkout3", CGU, pins_clkout3),
|
|
GRP_MUX("gnt1", PCI, pins_pci_gnt1),
|
|
GRP_MUX("gnt2", PCI, pins_pci_gnt2),
|
|
GRP_MUX("gnt3", PCI, pins_pci_gnt3),
|
|
GRP_MUX("req1", PCI, pins_pci_req1),
|
|
GRP_MUX("req2", PCI, pins_pci_req2),
|
|
GRP_MUX("req3", PCI, pins_pci_req3),
|
|
/* xrx only */
|
|
GRP_MUX("nand rdy", EBU, pins_nand_rdy),
|
|
GRP_MUX("nand rd", EBU, pins_nand_rd),
|
|
GRP_MUX("exin3", EXIN, pins_exin3),
|
|
GRP_MUX("exin4", EXIN, pins_exin4),
|
|
GRP_MUX("exin5", EXIN, pins_exin5),
|
|
GRP_MUX("gnt4", PCI, pins_pci_gnt4),
|
|
GRP_MUX("req4", PCI, pins_pci_gnt4),
|
|
GRP_MUX("mdio", MDIO, pins_mdio),
|
|
GRP_MUX("gphy0 led0", GPHY, pins_gphy0_led0),
|
|
GRP_MUX("gphy0 led1", GPHY, pins_gphy0_led1),
|
|
GRP_MUX("gphy0 led2", GPHY, pins_gphy0_led2),
|
|
GRP_MUX("gphy1 led0", GPHY, pins_gphy1_led0),
|
|
GRP_MUX("gphy1 led1", GPHY, pins_gphy1_led1),
|
|
GRP_MUX("gphy1 led2", GPHY, pins_gphy1_led2),
|
|
};
|
|
|
|
static const char * const xway_pci_grps[] = {"gnt1", "gnt2",
|
|
"gnt3", "req1",
|
|
"req2", "req3"};
|
|
static const char * const xway_spi_grps[] = {"spi", "spi_cs1",
|
|
"spi_cs2", "spi_cs3",
|
|
"spi_cs4", "spi_cs5",
|
|
"spi_cs6"};
|
|
static const char * const xway_cgu_grps[] = {"clkout0", "clkout1",
|
|
"clkout2", "clkout3"};
|
|
static const char * const xway_ebu_grps[] = {"ebu a23", "ebu a24",
|
|
"ebu a25", "ebu cs1",
|
|
"ebu wait", "ebu clk",
|
|
"nand ale", "nand cs1",
|
|
"nand cle"};
|
|
static const char * const xway_exin_grps[] = {"exin0", "exin1", "exin2"};
|
|
static const char * const xway_gpt_grps[] = {"gpt1", "gpt2", "gpt3"};
|
|
static const char * const xway_asc_grps[] = {"asc0", "asc0 cts rts"};
|
|
static const char * const xway_jtag_grps[] = {"jtag"};
|
|
static const char * const xway_stp_grps[] = {"stp"};
|
|
static const char * const xway_nmi_grps[] = {"nmi"};
|
|
|
|
/* ar9/vr9/gr9 */
|
|
static const char * const xrx_mdio_grps[] = {"mdio"};
|
|
static const char * const xrx_gphy_grps[] = {"gphy0 led0", "gphy0 led1",
|
|
"gphy0 led2", "gphy1 led0",
|
|
"gphy1 led1", "gphy1 led2"};
|
|
static const char * const xrx_ebu_grps[] = {"ebu a23", "ebu a24",
|
|
"ebu a25", "ebu cs1",
|
|
"ebu wait", "ebu clk",
|
|
"nand ale", "nand cs1",
|
|
"nand cle", "nand rdy",
|
|
"nand rd"};
|
|
static const char * const xrx_exin_grps[] = {"exin0", "exin1", "exin2",
|
|
"exin3", "exin4", "exin5"};
|
|
static const char * const xrx_pci_grps[] = {"gnt1", "gnt2",
|
|
"gnt3", "gnt4",
|
|
"req1", "req2",
|
|
"req3", "req4"};
|
|
|
|
static const struct ltq_pmx_func xrx_funcs[] = {
|
|
{"spi", ARRAY_AND_SIZE(xway_spi_grps)},
|
|
{"asc", ARRAY_AND_SIZE(xway_asc_grps)},
|
|
{"cgu", ARRAY_AND_SIZE(xway_cgu_grps)},
|
|
{"jtag", ARRAY_AND_SIZE(xway_jtag_grps)},
|
|
{"exin", ARRAY_AND_SIZE(xrx_exin_grps)},
|
|
{"stp", ARRAY_AND_SIZE(xway_stp_grps)},
|
|
{"gpt", ARRAY_AND_SIZE(xway_gpt_grps)},
|
|
{"nmi", ARRAY_AND_SIZE(xway_nmi_grps)},
|
|
{"pci", ARRAY_AND_SIZE(xrx_pci_grps)},
|
|
{"ebu", ARRAY_AND_SIZE(xrx_ebu_grps)},
|
|
{"mdio", ARRAY_AND_SIZE(xrx_mdio_grps)},
|
|
{"gphy", ARRAY_AND_SIZE(xrx_gphy_grps)},
|
|
};
|
|
|
|
/* --------- ase related code --------- */
|
|
#define ASE_MAX_PIN 32
|
|
|
|
static const struct ltq_mfp_pin ase_mfp[] = {
|
|
/* pin f0 f1 f2 f3 */
|
|
MFP_XWAY(GPIO0, GPIO, EXIN, MII, TDM),
|
|
MFP_XWAY(GPIO1, GPIO, STP, DFE, EBU),
|
|
MFP_XWAY(GPIO2, GPIO, STP, DFE, EPHY),
|
|
MFP_XWAY(GPIO3, GPIO, STP, EPHY, EBU),
|
|
MFP_XWAY(GPIO4, GPIO, GPT, EPHY, MII),
|
|
MFP_XWAY(GPIO5, GPIO, MII, ASC, GPT),
|
|
MFP_XWAY(GPIO6, GPIO, MII, ASC, EXIN),
|
|
MFP_XWAY(GPIO7, GPIO, SPI, MII, JTAG),
|
|
MFP_XWAY(GPIO8, GPIO, SPI, MII, JTAG),
|
|
MFP_XWAY(GPIO9, GPIO, SPI, MII, JTAG),
|
|
MFP_XWAY(GPIO10, GPIO, SPI, MII, JTAG),
|
|
MFP_XWAY(GPIO11, GPIO, EBU, CGU, JTAG),
|
|
MFP_XWAY(GPIO12, GPIO, EBU, MII, SDIO),
|
|
MFP_XWAY(GPIO13, GPIO, EBU, MII, CGU),
|
|
MFP_XWAY(GPIO14, GPIO, EBU, SPI, CGU),
|
|
MFP_XWAY(GPIO15, GPIO, EBU, SPI, SDIO),
|
|
MFP_XWAY(GPIO16, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO17, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO18, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO19, GPIO, EBU, MII, SDIO),
|
|
MFP_XWAY(GPIO20, GPIO, EBU, MII, SDIO),
|
|
MFP_XWAY(GPIO21, GPIO, EBU, MII, EBU2),
|
|
MFP_XWAY(GPIO22, GPIO, EBU, MII, CGU),
|
|
MFP_XWAY(GPIO23, GPIO, EBU, MII, CGU),
|
|
MFP_XWAY(GPIO24, GPIO, EBU, EBU2, MDIO),
|
|
MFP_XWAY(GPIO25, GPIO, EBU, MII, GPT),
|
|
MFP_XWAY(GPIO26, GPIO, EBU, MII, SDIO),
|
|
MFP_XWAY(GPIO27, GPIO, EBU, NONE, MDIO),
|
|
MFP_XWAY(GPIO28, GPIO, MII, EBU, SDIO),
|
|
MFP_XWAY(GPIO29, GPIO, EBU, MII, EXIN),
|
|
MFP_XWAY(GPIO30, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO31, GPIO, NONE, NONE, NONE),
|
|
};
|
|
|
|
static const unsigned ase_exin_pin_map[] = {GPIO6, GPIO29, GPIO0};
|
|
|
|
static const unsigned ase_pins_exin0[] = {GPIO6};
|
|
static const unsigned ase_pins_exin1[] = {GPIO29};
|
|
static const unsigned ase_pins_exin2[] = {GPIO0};
|
|
|
|
static const unsigned ase_pins_jtag[] = {GPIO7, GPIO8, GPIO9, GPIO10, GPIO11};
|
|
static const unsigned ase_pins_asc[] = {GPIO5, GPIO6};
|
|
static const unsigned ase_pins_stp[] = {GPIO1, GPIO2, GPIO3};
|
|
static const unsigned ase_pins_mdio[] = {GPIO24, GPIO27};
|
|
static const unsigned ase_pins_ephy_led0[] = {GPIO2};
|
|
static const unsigned ase_pins_ephy_led1[] = {GPIO3};
|
|
static const unsigned ase_pins_ephy_led2[] = {GPIO4};
|
|
static const unsigned ase_pins_dfe_led0[] = {GPIO1};
|
|
static const unsigned ase_pins_dfe_led1[] = {GPIO2};
|
|
|
|
static const unsigned ase_pins_spi[] = {GPIO8, GPIO9, GPIO10}; /* DEPRECATED */
|
|
static const unsigned ase_pins_spi_di[] = {GPIO8};
|
|
static const unsigned ase_pins_spi_do[] = {GPIO9};
|
|
static const unsigned ase_pins_spi_clk[] = {GPIO10};
|
|
static const unsigned ase_pins_spi_cs1[] = {GPIO7};
|
|
static const unsigned ase_pins_spi_cs2[] = {GPIO15};
|
|
static const unsigned ase_pins_spi_cs3[] = {GPIO14};
|
|
|
|
static const unsigned ase_pins_gpt1[] = {GPIO5};
|
|
static const unsigned ase_pins_gpt2[] = {GPIO4};
|
|
static const unsigned ase_pins_gpt3[] = {GPIO25};
|
|
|
|
static const unsigned ase_pins_clkout0[] = {GPIO23};
|
|
static const unsigned ase_pins_clkout1[] = {GPIO22};
|
|
static const unsigned ase_pins_clkout2[] = {GPIO14};
|
|
|
|
static const struct ltq_pin_group ase_grps[] = {
|
|
GRP_MUX("exin0", EXIN, ase_pins_exin0),
|
|
GRP_MUX("exin1", EXIN, ase_pins_exin1),
|
|
GRP_MUX("exin2", EXIN, ase_pins_exin2),
|
|
GRP_MUX("jtag", JTAG, ase_pins_jtag),
|
|
GRP_MUX("spi", SPI, ase_pins_spi), /* DEPRECATED */
|
|
GRP_MUX("spi_di", SPI, ase_pins_spi_di),
|
|
GRP_MUX("spi_do", SPI, ase_pins_spi_do),
|
|
GRP_MUX("spi_clk", SPI, ase_pins_spi_clk),
|
|
GRP_MUX("spi_cs1", SPI, ase_pins_spi_cs1),
|
|
GRP_MUX("spi_cs2", SPI, ase_pins_spi_cs2),
|
|
GRP_MUX("spi_cs3", SPI, ase_pins_spi_cs3),
|
|
GRP_MUX("asc", ASC, ase_pins_asc),
|
|
GRP_MUX("stp", STP, ase_pins_stp),
|
|
GRP_MUX("gpt1", GPT, ase_pins_gpt1),
|
|
GRP_MUX("gpt2", GPT, ase_pins_gpt2),
|
|
GRP_MUX("gpt3", GPT, ase_pins_gpt3),
|
|
GRP_MUX("clkout0", CGU, ase_pins_clkout0),
|
|
GRP_MUX("clkout1", CGU, ase_pins_clkout1),
|
|
GRP_MUX("clkout2", CGU, ase_pins_clkout2),
|
|
GRP_MUX("mdio", MDIO, ase_pins_mdio),
|
|
GRP_MUX("dfe led0", DFE, ase_pins_dfe_led0),
|
|
GRP_MUX("dfe led1", DFE, ase_pins_dfe_led1),
|
|
GRP_MUX("ephy led0", EPHY, ase_pins_ephy_led0),
|
|
GRP_MUX("ephy led1", EPHY, ase_pins_ephy_led1),
|
|
GRP_MUX("ephy led2", EPHY, ase_pins_ephy_led2),
|
|
};
|
|
|
|
static const char * const ase_exin_grps[] = {"exin0", "exin1", "exin2"};
|
|
static const char * const ase_gpt_grps[] = {"gpt1", "gpt2", "gpt3"};
|
|
static const char * const ase_cgu_grps[] = {"clkout0", "clkout1",
|
|
"clkout2"};
|
|
static const char * const ase_mdio_grps[] = {"mdio"};
|
|
static const char * const ase_dfe_grps[] = {"dfe led0", "dfe led1"};
|
|
static const char * const ase_ephy_grps[] = {"ephy led0", "ephy led1",
|
|
"ephy led2"};
|
|
static const char * const ase_asc_grps[] = {"asc"};
|
|
static const char * const ase_jtag_grps[] = {"jtag"};
|
|
static const char * const ase_stp_grps[] = {"stp"};
|
|
static const char * const ase_spi_grps[] = {"spi", /* DEPRECATED */
|
|
"spi_di", "spi_do",
|
|
"spi_clk", "spi_cs1",
|
|
"spi_cs2", "spi_cs3"};
|
|
|
|
static const struct ltq_pmx_func ase_funcs[] = {
|
|
{"spi", ARRAY_AND_SIZE(ase_spi_grps)},
|
|
{"asc", ARRAY_AND_SIZE(ase_asc_grps)},
|
|
{"cgu", ARRAY_AND_SIZE(ase_cgu_grps)},
|
|
{"jtag", ARRAY_AND_SIZE(ase_jtag_grps)},
|
|
{"exin", ARRAY_AND_SIZE(ase_exin_grps)},
|
|
{"stp", ARRAY_AND_SIZE(ase_stp_grps)},
|
|
{"gpt", ARRAY_AND_SIZE(ase_gpt_grps)},
|
|
{"mdio", ARRAY_AND_SIZE(ase_mdio_grps)},
|
|
{"ephy", ARRAY_AND_SIZE(ase_ephy_grps)},
|
|
{"dfe", ARRAY_AND_SIZE(ase_dfe_grps)},
|
|
};
|
|
|
|
/* --------- danube related code --------- */
|
|
#define DANUBE_MAX_PIN 32
|
|
|
|
static const struct ltq_mfp_pin danube_mfp[] = {
|
|
/* pin f0 f1 f2 f3 */
|
|
MFP_XWAY(GPIO0, GPIO, EXIN, SDIO, TDM),
|
|
MFP_XWAY(GPIO1, GPIO, EXIN, CBUS, MII),
|
|
MFP_XWAY(GPIO2, GPIO, CGU, EXIN, MII),
|
|
MFP_XWAY(GPIO3, GPIO, CGU, SDIO, PCI),
|
|
MFP_XWAY(GPIO4, GPIO, STP, DFE, ASC),
|
|
MFP_XWAY(GPIO5, GPIO, STP, MII, DFE),
|
|
MFP_XWAY(GPIO6, GPIO, STP, GPT, ASC),
|
|
MFP_XWAY(GPIO7, GPIO, CGU, CBUS, MII),
|
|
MFP_XWAY(GPIO8, GPIO, CGU, NMI, MII),
|
|
MFP_XWAY(GPIO9, GPIO, ASC, SPI, MII),
|
|
MFP_XWAY(GPIO10, GPIO, ASC, SPI, MII),
|
|
MFP_XWAY(GPIO11, GPIO, ASC, CBUS, SPI),
|
|
MFP_XWAY(GPIO12, GPIO, ASC, CBUS, MCD),
|
|
MFP_XWAY(GPIO13, GPIO, EBU, SPI, MII),
|
|
MFP_XWAY(GPIO14, GPIO, CGU, CBUS, MII),
|
|
MFP_XWAY(GPIO15, GPIO, SPI, SDIO, JTAG),
|
|
MFP_XWAY(GPIO16, GPIO, SPI, SDIO, JTAG),
|
|
MFP_XWAY(GPIO17, GPIO, SPI, SDIO, JTAG),
|
|
MFP_XWAY(GPIO18, GPIO, SPI, SDIO, JTAG),
|
|
MFP_XWAY(GPIO19, GPIO, PCI, SDIO, MII),
|
|
MFP_XWAY(GPIO20, GPIO, JTAG, SDIO, MII),
|
|
MFP_XWAY(GPIO21, GPIO, PCI, EBU, GPT),
|
|
MFP_XWAY(GPIO22, GPIO, SPI, MCD, MII),
|
|
MFP_XWAY(GPIO23, GPIO, EBU, PCI, STP),
|
|
MFP_XWAY(GPIO24, GPIO, EBU, TDM, PCI),
|
|
MFP_XWAY(GPIO25, GPIO, TDM, SDIO, ASC),
|
|
MFP_XWAY(GPIO26, GPIO, EBU, TDM, SDIO),
|
|
MFP_XWAY(GPIO27, GPIO, TDM, SDIO, ASC),
|
|
MFP_XWAY(GPIO28, GPIO, GPT, MII, SDIO),
|
|
MFP_XWAY(GPIO29, GPIO, PCI, CBUS, MII),
|
|
MFP_XWAY(GPIO30, GPIO, PCI, CBUS, MII),
|
|
MFP_XWAY(GPIO31, GPIO, EBU, PCI, MII),
|
|
};
|
|
|
|
static const unsigned danube_exin_pin_map[] = {GPIO0, GPIO1, GPIO2};
|
|
|
|
static const unsigned danube_pins_exin0[] = {GPIO0};
|
|
static const unsigned danube_pins_exin1[] = {GPIO1};
|
|
static const unsigned danube_pins_exin2[] = {GPIO2};
|
|
|
|
static const unsigned danube_pins_jtag[] = {GPIO15, GPIO16, GPIO17, GPIO18, GPIO20};
|
|
static const unsigned danube_pins_asc0[] = {GPIO11, GPIO12};
|
|
static const unsigned danube_pins_asc0_cts_rts[] = {GPIO9, GPIO10};
|
|
static const unsigned danube_pins_stp[] = {GPIO4, GPIO5, GPIO6};
|
|
static const unsigned danube_pins_nmi[] = {GPIO8};
|
|
|
|
static const unsigned danube_pins_dfe_led0[] = {GPIO4};
|
|
static const unsigned danube_pins_dfe_led1[] = {GPIO5};
|
|
|
|
static const unsigned danube_pins_ebu_a24[] = {GPIO13};
|
|
static const unsigned danube_pins_ebu_clk[] = {GPIO21};
|
|
static const unsigned danube_pins_ebu_cs1[] = {GPIO23};
|
|
static const unsigned danube_pins_ebu_a23[] = {GPIO24};
|
|
static const unsigned danube_pins_ebu_wait[] = {GPIO26};
|
|
static const unsigned danube_pins_ebu_a25[] = {GPIO31};
|
|
|
|
static const unsigned danube_pins_nand_ale[] = {GPIO13};
|
|
static const unsigned danube_pins_nand_cs1[] = {GPIO23};
|
|
static const unsigned danube_pins_nand_cle[] = {GPIO24};
|
|
|
|
static const unsigned danube_pins_spi[] = {GPIO16, GPIO17, GPIO18}; /* DEPRECATED */
|
|
static const unsigned danube_pins_spi_di[] = {GPIO16};
|
|
static const unsigned danube_pins_spi_do[] = {GPIO17};
|
|
static const unsigned danube_pins_spi_clk[] = {GPIO18};
|
|
static const unsigned danube_pins_spi_cs1[] = {GPIO15};
|
|
static const unsigned danube_pins_spi_cs2[] = {GPIO21};
|
|
static const unsigned danube_pins_spi_cs3[] = {GPIO13};
|
|
static const unsigned danube_pins_spi_cs4[] = {GPIO10};
|
|
static const unsigned danube_pins_spi_cs5[] = {GPIO9};
|
|
static const unsigned danube_pins_spi_cs6[] = {GPIO11};
|
|
|
|
static const unsigned danube_pins_gpt1[] = {GPIO28};
|
|
static const unsigned danube_pins_gpt2[] = {GPIO21};
|
|
static const unsigned danube_pins_gpt3[] = {GPIO6};
|
|
|
|
static const unsigned danube_pins_clkout0[] = {GPIO8};
|
|
static const unsigned danube_pins_clkout1[] = {GPIO7};
|
|
static const unsigned danube_pins_clkout2[] = {GPIO3};
|
|
static const unsigned danube_pins_clkout3[] = {GPIO2};
|
|
|
|
static const unsigned danube_pins_pci_gnt1[] = {GPIO30};
|
|
static const unsigned danube_pins_pci_gnt2[] = {GPIO23};
|
|
static const unsigned danube_pins_pci_gnt3[] = {GPIO19};
|
|
static const unsigned danube_pins_pci_req1[] = {GPIO29};
|
|
static const unsigned danube_pins_pci_req2[] = {GPIO31};
|
|
static const unsigned danube_pins_pci_req3[] = {GPIO3};
|
|
|
|
static const struct ltq_pin_group danube_grps[] = {
|
|
GRP_MUX("exin0", EXIN, danube_pins_exin0),
|
|
GRP_MUX("exin1", EXIN, danube_pins_exin1),
|
|
GRP_MUX("exin2", EXIN, danube_pins_exin2),
|
|
GRP_MUX("jtag", JTAG, danube_pins_jtag),
|
|
GRP_MUX("ebu a23", EBU, danube_pins_ebu_a23),
|
|
GRP_MUX("ebu a24", EBU, danube_pins_ebu_a24),
|
|
GRP_MUX("ebu a25", EBU, danube_pins_ebu_a25),
|
|
GRP_MUX("ebu clk", EBU, danube_pins_ebu_clk),
|
|
GRP_MUX("ebu cs1", EBU, danube_pins_ebu_cs1),
|
|
GRP_MUX("ebu wait", EBU, danube_pins_ebu_wait),
|
|
GRP_MUX("nand ale", EBU, danube_pins_nand_ale),
|
|
GRP_MUX("nand cs1", EBU, danube_pins_nand_cs1),
|
|
GRP_MUX("nand cle", EBU, danube_pins_nand_cle),
|
|
GRP_MUX("spi", SPI, danube_pins_spi), /* DEPRECATED */
|
|
GRP_MUX("spi_di", SPI, danube_pins_spi_di),
|
|
GRP_MUX("spi_do", SPI, danube_pins_spi_do),
|
|
GRP_MUX("spi_clk", SPI, danube_pins_spi_clk),
|
|
GRP_MUX("spi_cs1", SPI, danube_pins_spi_cs1),
|
|
GRP_MUX("spi_cs2", SPI, danube_pins_spi_cs2),
|
|
GRP_MUX("spi_cs3", SPI, danube_pins_spi_cs3),
|
|
GRP_MUX("spi_cs4", SPI, danube_pins_spi_cs4),
|
|
GRP_MUX("spi_cs5", SPI, danube_pins_spi_cs5),
|
|
GRP_MUX("spi_cs6", SPI, danube_pins_spi_cs6),
|
|
GRP_MUX("asc0", ASC, danube_pins_asc0),
|
|
GRP_MUX("asc0 cts rts", ASC, danube_pins_asc0_cts_rts),
|
|
GRP_MUX("stp", STP, danube_pins_stp),
|
|
GRP_MUX("nmi", NMI, danube_pins_nmi),
|
|
GRP_MUX("gpt1", GPT, danube_pins_gpt1),
|
|
GRP_MUX("gpt2", GPT, danube_pins_gpt2),
|
|
GRP_MUX("gpt3", GPT, danube_pins_gpt3),
|
|
GRP_MUX("clkout0", CGU, danube_pins_clkout0),
|
|
GRP_MUX("clkout1", CGU, danube_pins_clkout1),
|
|
GRP_MUX("clkout2", CGU, danube_pins_clkout2),
|
|
GRP_MUX("clkout3", CGU, danube_pins_clkout3),
|
|
GRP_MUX("gnt1", PCI, danube_pins_pci_gnt1),
|
|
GRP_MUX("gnt2", PCI, danube_pins_pci_gnt2),
|
|
GRP_MUX("gnt3", PCI, danube_pins_pci_gnt3),
|
|
GRP_MUX("req1", PCI, danube_pins_pci_req1),
|
|
GRP_MUX("req2", PCI, danube_pins_pci_req2),
|
|
GRP_MUX("req3", PCI, danube_pins_pci_req3),
|
|
GRP_MUX("dfe led0", DFE, danube_pins_dfe_led0),
|
|
GRP_MUX("dfe led1", DFE, danube_pins_dfe_led1),
|
|
};
|
|
|
|
static const char * const danube_pci_grps[] = {"gnt1", "gnt2",
|
|
"gnt3", "req1",
|
|
"req2", "req3"};
|
|
static const char * const danube_spi_grps[] = {"spi", /* DEPRECATED */
|
|
"spi_di", "spi_do",
|
|
"spi_clk", "spi_cs1",
|
|
"spi_cs2", "spi_cs3",
|
|
"spi_cs4", "spi_cs5",
|
|
"spi_cs6"};
|
|
static const char * const danube_cgu_grps[] = {"clkout0", "clkout1",
|
|
"clkout2", "clkout3"};
|
|
static const char * const danube_ebu_grps[] = {"ebu a23", "ebu a24",
|
|
"ebu a25", "ebu cs1",
|
|
"ebu wait", "ebu clk",
|
|
"nand ale", "nand cs1",
|
|
"nand cle"};
|
|
static const char * const danube_dfe_grps[] = {"dfe led0", "dfe led1"};
|
|
static const char * const danube_exin_grps[] = {"exin0", "exin1", "exin2"};
|
|
static const char * const danube_gpt_grps[] = {"gpt1", "gpt2", "gpt3"};
|
|
static const char * const danube_asc_grps[] = {"asc0", "asc0 cts rts"};
|
|
static const char * const danube_jtag_grps[] = {"jtag"};
|
|
static const char * const danube_stp_grps[] = {"stp"};
|
|
static const char * const danube_nmi_grps[] = {"nmi"};
|
|
|
|
static const struct ltq_pmx_func danube_funcs[] = {
|
|
{"spi", ARRAY_AND_SIZE(danube_spi_grps)},
|
|
{"asc", ARRAY_AND_SIZE(danube_asc_grps)},
|
|
{"cgu", ARRAY_AND_SIZE(danube_cgu_grps)},
|
|
{"jtag", ARRAY_AND_SIZE(danube_jtag_grps)},
|
|
{"exin", ARRAY_AND_SIZE(danube_exin_grps)},
|
|
{"stp", ARRAY_AND_SIZE(danube_stp_grps)},
|
|
{"gpt", ARRAY_AND_SIZE(danube_gpt_grps)},
|
|
{"nmi", ARRAY_AND_SIZE(danube_nmi_grps)},
|
|
{"pci", ARRAY_AND_SIZE(danube_pci_grps)},
|
|
{"ebu", ARRAY_AND_SIZE(danube_ebu_grps)},
|
|
{"dfe", ARRAY_AND_SIZE(danube_dfe_grps)},
|
|
};
|
|
|
|
/* --------- xrx100 related code --------- */
|
|
#define XRX100_MAX_PIN 56
|
|
|
|
static const struct ltq_mfp_pin xrx100_mfp[] = {
|
|
/* pin f0 f1 f2 f3 */
|
|
MFP_XWAY(GPIO0, GPIO, EXIN, SDIO, TDM),
|
|
MFP_XWAY(GPIO1, GPIO, EXIN, CBUS, SIN),
|
|
MFP_XWAY(GPIO2, GPIO, CGU, EXIN, NONE),
|
|
MFP_XWAY(GPIO3, GPIO, CGU, SDIO, PCI),
|
|
MFP_XWAY(GPIO4, GPIO, STP, DFE, ASC),
|
|
MFP_XWAY(GPIO5, GPIO, STP, NONE, DFE),
|
|
MFP_XWAY(GPIO6, GPIO, STP, GPT, ASC),
|
|
MFP_XWAY(GPIO7, GPIO, CGU, CBUS, NONE),
|
|
MFP_XWAY(GPIO8, GPIO, CGU, NMI, NONE),
|
|
MFP_XWAY(GPIO9, GPIO, ASC, SPI, EXIN),
|
|
MFP_XWAY(GPIO10, GPIO, ASC, SPI, EXIN),
|
|
MFP_XWAY(GPIO11, GPIO, ASC, CBUS, SPI),
|
|
MFP_XWAY(GPIO12, GPIO, ASC, CBUS, MCD),
|
|
MFP_XWAY(GPIO13, GPIO, EBU, SPI, NONE),
|
|
MFP_XWAY(GPIO14, GPIO, CGU, NONE, NONE),
|
|
MFP_XWAY(GPIO15, GPIO, SPI, SDIO, MCD),
|
|
MFP_XWAY(GPIO16, GPIO, SPI, SDIO, NONE),
|
|
MFP_XWAY(GPIO17, GPIO, SPI, SDIO, NONE),
|
|
MFP_XWAY(GPIO18, GPIO, SPI, SDIO, NONE),
|
|
MFP_XWAY(GPIO19, GPIO, PCI, SDIO, CGU),
|
|
MFP_XWAY(GPIO20, GPIO, NONE, SDIO, EBU),
|
|
MFP_XWAY(GPIO21, GPIO, PCI, EBU, GPT),
|
|
MFP_XWAY(GPIO22, GPIO, SPI, NONE, EBU),
|
|
MFP_XWAY(GPIO23, GPIO, EBU, PCI, STP),
|
|
MFP_XWAY(GPIO24, GPIO, EBU, TDM, PCI),
|
|
MFP_XWAY(GPIO25, GPIO, TDM, SDIO, ASC),
|
|
MFP_XWAY(GPIO26, GPIO, EBU, TDM, SDIO),
|
|
MFP_XWAY(GPIO27, GPIO, TDM, SDIO, ASC),
|
|
MFP_XWAY(GPIO28, GPIO, GPT, NONE, SDIO),
|
|
MFP_XWAY(GPIO29, GPIO, PCI, CBUS, NONE),
|
|
MFP_XWAY(GPIO30, GPIO, PCI, CBUS, NONE),
|
|
MFP_XWAY(GPIO31, GPIO, EBU, PCI, NONE),
|
|
MFP_XWAY(GPIO32, GPIO, MII, NONE, EBU),
|
|
MFP_XWAY(GPIO33, GPIO, MII, NONE, EBU),
|
|
MFP_XWAY(GPIO34, GPIO, SIN, SSI, NONE),
|
|
MFP_XWAY(GPIO35, GPIO, SIN, SSI, NONE),
|
|
MFP_XWAY(GPIO36, GPIO, SIN, SSI, NONE),
|
|
MFP_XWAY(GPIO37, GPIO, PCI, NONE, NONE),
|
|
MFP_XWAY(GPIO38, GPIO, PCI, NONE, NONE),
|
|
MFP_XWAY(GPIO39, GPIO, NONE, EXIN, NONE),
|
|
MFP_XWAY(GPIO40, GPIO, MII, TDM, NONE),
|
|
MFP_XWAY(GPIO41, GPIO, MII, TDM, NONE),
|
|
MFP_XWAY(GPIO42, GPIO, MDIO, NONE, NONE),
|
|
MFP_XWAY(GPIO43, GPIO, MDIO, NONE, NONE),
|
|
MFP_XWAY(GPIO44, GPIO, MII, SIN, NONE),
|
|
MFP_XWAY(GPIO45, GPIO, MII, NONE, SIN),
|
|
MFP_XWAY(GPIO46, GPIO, MII, NONE, EXIN),
|
|
MFP_XWAY(GPIO47, GPIO, MII, NONE, SIN),
|
|
MFP_XWAY(GPIO48, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO49, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO50, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO51, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO52, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO53, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO54, GPIO, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO55, GPIO, NONE, NONE, NONE),
|
|
};
|
|
|
|
static const unsigned xrx100_exin_pin_map[] = {GPIO0, GPIO1, GPIO2, GPIO39, GPIO10, GPIO9};
|
|
|
|
static const unsigned xrx100_pins_exin0[] = {GPIO0};
|
|
static const unsigned xrx100_pins_exin1[] = {GPIO1};
|
|
static const unsigned xrx100_pins_exin2[] = {GPIO2};
|
|
static const unsigned xrx100_pins_exin3[] = {GPIO39};
|
|
static const unsigned xrx100_pins_exin4[] = {GPIO10};
|
|
static const unsigned xrx100_pins_exin5[] = {GPIO9};
|
|
|
|
static const unsigned xrx100_pins_asc0[] = {GPIO11, GPIO12};
|
|
static const unsigned xrx100_pins_asc0_cts_rts[] = {GPIO9, GPIO10};
|
|
static const unsigned xrx100_pins_stp[] = {GPIO4, GPIO5, GPIO6};
|
|
static const unsigned xrx100_pins_nmi[] = {GPIO8};
|
|
static const unsigned xrx100_pins_mdio[] = {GPIO42, GPIO43};
|
|
|
|
static const unsigned xrx100_pins_dfe_led0[] = {GPIO4};
|
|
static const unsigned xrx100_pins_dfe_led1[] = {GPIO5};
|
|
|
|
static const unsigned xrx100_pins_ebu_a24[] = {GPIO13};
|
|
static const unsigned xrx100_pins_ebu_clk[] = {GPIO21};
|
|
static const unsigned xrx100_pins_ebu_cs1[] = {GPIO23};
|
|
static const unsigned xrx100_pins_ebu_a23[] = {GPIO24};
|
|
static const unsigned xrx100_pins_ebu_wait[] = {GPIO26};
|
|
static const unsigned xrx100_pins_ebu_a25[] = {GPIO31};
|
|
|
|
static const unsigned xrx100_pins_nand_ale[] = {GPIO13};
|
|
static const unsigned xrx100_pins_nand_cs1[] = {GPIO23};
|
|
static const unsigned xrx100_pins_nand_cle[] = {GPIO24};
|
|
static const unsigned xrx100_pins_nand_rdy[] = {GPIO48};
|
|
static const unsigned xrx100_pins_nand_rd[] = {GPIO49};
|
|
|
|
static const unsigned xrx100_pins_spi_di[] = {GPIO16};
|
|
static const unsigned xrx100_pins_spi_do[] = {GPIO17};
|
|
static const unsigned xrx100_pins_spi_clk[] = {GPIO18};
|
|
static const unsigned xrx100_pins_spi_cs1[] = {GPIO15};
|
|
static const unsigned xrx100_pins_spi_cs2[] = {GPIO22};
|
|
static const unsigned xrx100_pins_spi_cs3[] = {GPIO13};
|
|
static const unsigned xrx100_pins_spi_cs4[] = {GPIO10};
|
|
static const unsigned xrx100_pins_spi_cs5[] = {GPIO9};
|
|
static const unsigned xrx100_pins_spi_cs6[] = {GPIO11};
|
|
|
|
static const unsigned xrx100_pins_gpt1[] = {GPIO28};
|
|
static const unsigned xrx100_pins_gpt2[] = {GPIO21};
|
|
static const unsigned xrx100_pins_gpt3[] = {GPIO6};
|
|
|
|
static const unsigned xrx100_pins_clkout0[] = {GPIO8};
|
|
static const unsigned xrx100_pins_clkout1[] = {GPIO7};
|
|
static const unsigned xrx100_pins_clkout2[] = {GPIO3};
|
|
static const unsigned xrx100_pins_clkout3[] = {GPIO2};
|
|
|
|
static const unsigned xrx100_pins_pci_gnt1[] = {GPIO30};
|
|
static const unsigned xrx100_pins_pci_gnt2[] = {GPIO23};
|
|
static const unsigned xrx100_pins_pci_gnt3[] = {GPIO19};
|
|
static const unsigned xrx100_pins_pci_gnt4[] = {GPIO38};
|
|
static const unsigned xrx100_pins_pci_req1[] = {GPIO29};
|
|
static const unsigned xrx100_pins_pci_req2[] = {GPIO31};
|
|
static const unsigned xrx100_pins_pci_req3[] = {GPIO3};
|
|
static const unsigned xrx100_pins_pci_req4[] = {GPIO37};
|
|
|
|
static const struct ltq_pin_group xrx100_grps[] = {
|
|
GRP_MUX("exin0", EXIN, xrx100_pins_exin0),
|
|
GRP_MUX("exin1", EXIN, xrx100_pins_exin1),
|
|
GRP_MUX("exin2", EXIN, xrx100_pins_exin2),
|
|
GRP_MUX("exin3", EXIN, xrx100_pins_exin3),
|
|
GRP_MUX("exin4", EXIN, xrx100_pins_exin4),
|
|
GRP_MUX("exin5", EXIN, xrx100_pins_exin5),
|
|
GRP_MUX("ebu a23", EBU, xrx100_pins_ebu_a23),
|
|
GRP_MUX("ebu a24", EBU, xrx100_pins_ebu_a24),
|
|
GRP_MUX("ebu a25", EBU, xrx100_pins_ebu_a25),
|
|
GRP_MUX("ebu clk", EBU, xrx100_pins_ebu_clk),
|
|
GRP_MUX("ebu cs1", EBU, xrx100_pins_ebu_cs1),
|
|
GRP_MUX("ebu wait", EBU, xrx100_pins_ebu_wait),
|
|
GRP_MUX("nand ale", EBU, xrx100_pins_nand_ale),
|
|
GRP_MUX("nand cs1", EBU, xrx100_pins_nand_cs1),
|
|
GRP_MUX("nand cle", EBU, xrx100_pins_nand_cle),
|
|
GRP_MUX("nand rdy", EBU, xrx100_pins_nand_rdy),
|
|
GRP_MUX("nand rd", EBU, xrx100_pins_nand_rd),
|
|
GRP_MUX("spi_di", SPI, xrx100_pins_spi_di),
|
|
GRP_MUX("spi_do", SPI, xrx100_pins_spi_do),
|
|
GRP_MUX("spi_clk", SPI, xrx100_pins_spi_clk),
|
|
GRP_MUX("spi_cs1", SPI, xrx100_pins_spi_cs1),
|
|
GRP_MUX("spi_cs2", SPI, xrx100_pins_spi_cs2),
|
|
GRP_MUX("spi_cs3", SPI, xrx100_pins_spi_cs3),
|
|
GRP_MUX("spi_cs4", SPI, xrx100_pins_spi_cs4),
|
|
GRP_MUX("spi_cs5", SPI, xrx100_pins_spi_cs5),
|
|
GRP_MUX("spi_cs6", SPI, xrx100_pins_spi_cs6),
|
|
GRP_MUX("asc0", ASC, xrx100_pins_asc0),
|
|
GRP_MUX("asc0 cts rts", ASC, xrx100_pins_asc0_cts_rts),
|
|
GRP_MUX("stp", STP, xrx100_pins_stp),
|
|
GRP_MUX("nmi", NMI, xrx100_pins_nmi),
|
|
GRP_MUX("gpt1", GPT, xrx100_pins_gpt1),
|
|
GRP_MUX("gpt2", GPT, xrx100_pins_gpt2),
|
|
GRP_MUX("gpt3", GPT, xrx100_pins_gpt3),
|
|
GRP_MUX("clkout0", CGU, xrx100_pins_clkout0),
|
|
GRP_MUX("clkout1", CGU, xrx100_pins_clkout1),
|
|
GRP_MUX("clkout2", CGU, xrx100_pins_clkout2),
|
|
GRP_MUX("clkout3", CGU, xrx100_pins_clkout3),
|
|
GRP_MUX("gnt1", PCI, xrx100_pins_pci_gnt1),
|
|
GRP_MUX("gnt2", PCI, xrx100_pins_pci_gnt2),
|
|
GRP_MUX("gnt3", PCI, xrx100_pins_pci_gnt3),
|
|
GRP_MUX("gnt4", PCI, xrx100_pins_pci_gnt4),
|
|
GRP_MUX("req1", PCI, xrx100_pins_pci_req1),
|
|
GRP_MUX("req2", PCI, xrx100_pins_pci_req2),
|
|
GRP_MUX("req3", PCI, xrx100_pins_pci_req3),
|
|
GRP_MUX("req4", PCI, xrx100_pins_pci_req4),
|
|
GRP_MUX("mdio", MDIO, xrx100_pins_mdio),
|
|
GRP_MUX("dfe led0", DFE, xrx100_pins_dfe_led0),
|
|
GRP_MUX("dfe led1", DFE, xrx100_pins_dfe_led1),
|
|
};
|
|
|
|
static const char * const xrx100_pci_grps[] = {"gnt1", "gnt2",
|
|
"gnt3", "gnt4",
|
|
"req1", "req2",
|
|
"req3", "req4"};
|
|
static const char * const xrx100_spi_grps[] = {"spi_di", "spi_do",
|
|
"spi_clk", "spi_cs1",
|
|
"spi_cs2", "spi_cs3",
|
|
"spi_cs4", "spi_cs5",
|
|
"spi_cs6"};
|
|
static const char * const xrx100_cgu_grps[] = {"clkout0", "clkout1",
|
|
"clkout2", "clkout3"};
|
|
static const char * const xrx100_ebu_grps[] = {"ebu a23", "ebu a24",
|
|
"ebu a25", "ebu cs1",
|
|
"ebu wait", "ebu clk",
|
|
"nand ale", "nand cs1",
|
|
"nand cle", "nand rdy",
|
|
"nand rd"};
|
|
static const char * const xrx100_exin_grps[] = {"exin0", "exin1", "exin2",
|
|
"exin3", "exin4", "exin5"};
|
|
static const char * const xrx100_gpt_grps[] = {"gpt1", "gpt2", "gpt3"};
|
|
static const char * const xrx100_asc_grps[] = {"asc0", "asc0 cts rts"};
|
|
static const char * const xrx100_stp_grps[] = {"stp"};
|
|
static const char * const xrx100_nmi_grps[] = {"nmi"};
|
|
static const char * const xrx100_mdio_grps[] = {"mdio"};
|
|
static const char * const xrx100_dfe_grps[] = {"dfe led0", "dfe led1"};
|
|
|
|
static const struct ltq_pmx_func xrx100_funcs[] = {
|
|
{"spi", ARRAY_AND_SIZE(xrx100_spi_grps)},
|
|
{"asc", ARRAY_AND_SIZE(xrx100_asc_grps)},
|
|
{"cgu", ARRAY_AND_SIZE(xrx100_cgu_grps)},
|
|
{"exin", ARRAY_AND_SIZE(xrx100_exin_grps)},
|
|
{"stp", ARRAY_AND_SIZE(xrx100_stp_grps)},
|
|
{"gpt", ARRAY_AND_SIZE(xrx100_gpt_grps)},
|
|
{"nmi", ARRAY_AND_SIZE(xrx100_nmi_grps)},
|
|
{"pci", ARRAY_AND_SIZE(xrx100_pci_grps)},
|
|
{"ebu", ARRAY_AND_SIZE(xrx100_ebu_grps)},
|
|
{"mdio", ARRAY_AND_SIZE(xrx100_mdio_grps)},
|
|
{"dfe", ARRAY_AND_SIZE(xrx100_dfe_grps)},
|
|
};
|
|
|
|
/* --------- xrx200 related code --------- */
|
|
#define XRX200_MAX_PIN 50
|
|
|
|
static const struct ltq_mfp_pin xrx200_mfp[] = {
|
|
/* pin f0 f1 f2 f3 */
|
|
MFP_XWAY(GPIO0, GPIO, EXIN, SDIO, TDM),
|
|
MFP_XWAY(GPIO1, GPIO, EXIN, CBUS, SIN),
|
|
MFP_XWAY(GPIO2, GPIO, CGU, EXIN, GPHY),
|
|
MFP_XWAY(GPIO3, GPIO, CGU, SDIO, PCI),
|
|
MFP_XWAY(GPIO4, GPIO, STP, DFE, USIF),
|
|
MFP_XWAY(GPIO5, GPIO, STP, GPHY, DFE),
|
|
MFP_XWAY(GPIO6, GPIO, STP, GPT, USIF),
|
|
MFP_XWAY(GPIO7, GPIO, CGU, CBUS, GPHY),
|
|
MFP_XWAY(GPIO8, GPIO, CGU, NMI, NONE),
|
|
MFP_XWAY(GPIO9, GPIO, USIF, SPI, EXIN),
|
|
MFP_XWAY(GPIO10, GPIO, USIF, SPI, EXIN),
|
|
MFP_XWAY(GPIO11, GPIO, USIF, CBUS, SPI),
|
|
MFP_XWAY(GPIO12, GPIO, USIF, CBUS, MCD),
|
|
MFP_XWAY(GPIO13, GPIO, EBU, SPI, NONE),
|
|
MFP_XWAY(GPIO14, GPIO, CGU, CBUS, USIF),
|
|
MFP_XWAY(GPIO15, GPIO, SPI, SDIO, MCD),
|
|
MFP_XWAY(GPIO16, GPIO, SPI, SDIO, NONE),
|
|
MFP_XWAY(GPIO17, GPIO, SPI, SDIO, NONE),
|
|
MFP_XWAY(GPIO18, GPIO, SPI, SDIO, NONE),
|
|
MFP_XWAY(GPIO19, GPIO, PCI, SDIO, CGU),
|
|
MFP_XWAY(GPIO20, GPIO, NONE, SDIO, EBU),
|
|
MFP_XWAY(GPIO21, GPIO, PCI, EBU, GPT),
|
|
MFP_XWAY(GPIO22, GPIO, SPI, CGU, EBU),
|
|
MFP_XWAY(GPIO23, GPIO, EBU, PCI, STP),
|
|
MFP_XWAY(GPIO24, GPIO, EBU, TDM, PCI),
|
|
MFP_XWAY(GPIO25, GPIO, TDM, SDIO, USIF),
|
|
MFP_XWAY(GPIO26, GPIO, EBU, TDM, SDIO),
|
|
MFP_XWAY(GPIO27, GPIO, TDM, SDIO, USIF),
|
|
MFP_XWAY(GPIO28, GPIO, GPT, PCI, SDIO),
|
|
MFP_XWAY(GPIO29, GPIO, PCI, CBUS, EXIN),
|
|
MFP_XWAY(GPIO30, GPIO, PCI, CBUS, NONE),
|
|
MFP_XWAY(GPIO31, GPIO, EBU, PCI, NONE),
|
|
MFP_XWAY(GPIO32, GPIO, MII, NONE, EBU),
|
|
MFP_XWAY(GPIO33, GPIO, MII, NONE, EBU),
|
|
MFP_XWAY(GPIO34, GPIO, SIN, SSI, NONE),
|
|
MFP_XWAY(GPIO35, GPIO, SIN, SSI, NONE),
|
|
MFP_XWAY(GPIO36, GPIO, SIN, SSI, EXIN),
|
|
MFP_XWAY(GPIO37, GPIO, USIF, NONE, PCI),
|
|
MFP_XWAY(GPIO38, GPIO, PCI, USIF, NONE),
|
|
MFP_XWAY(GPIO39, GPIO, USIF, EXIN, NONE),
|
|
MFP_XWAY(GPIO40, GPIO, MII, TDM, NONE),
|
|
MFP_XWAY(GPIO41, GPIO, MII, TDM, NONE),
|
|
MFP_XWAY(GPIO42, GPIO, MDIO, NONE, NONE),
|
|
MFP_XWAY(GPIO43, GPIO, MDIO, NONE, NONE),
|
|
MFP_XWAY(GPIO44, GPIO, MII, SIN, GPHY),
|
|
MFP_XWAY(GPIO45, GPIO, MII, GPHY, SIN),
|
|
MFP_XWAY(GPIO46, GPIO, MII, NONE, EXIN),
|
|
MFP_XWAY(GPIO47, GPIO, MII, GPHY, SIN),
|
|
MFP_XWAY(GPIO48, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO49, GPIO, EBU, NONE, NONE),
|
|
};
|
|
|
|
static const unsigned xrx200_exin_pin_map[] = {GPIO0, GPIO1, GPIO2, GPIO39, GPIO10, GPIO9};
|
|
|
|
static const unsigned xrx200_pins_exin0[] = {GPIO0};
|
|
static const unsigned xrx200_pins_exin1[] = {GPIO1};
|
|
static const unsigned xrx200_pins_exin2[] = {GPIO2};
|
|
static const unsigned xrx200_pins_exin3[] = {GPIO39};
|
|
static const unsigned xrx200_pins_exin4[] = {GPIO10};
|
|
static const unsigned xrx200_pins_exin5[] = {GPIO9};
|
|
|
|
static const unsigned xrx200_pins_usif_uart_rx[] = {GPIO11};
|
|
static const unsigned xrx200_pins_usif_uart_tx[] = {GPIO12};
|
|
static const unsigned xrx200_pins_usif_uart_rts[] = {GPIO9};
|
|
static const unsigned xrx200_pins_usif_uart_cts[] = {GPIO10};
|
|
static const unsigned xrx200_pins_usif_uart_dtr[] = {GPIO4};
|
|
static const unsigned xrx200_pins_usif_uart_dsr[] = {GPIO6};
|
|
static const unsigned xrx200_pins_usif_uart_dcd[] = {GPIO25};
|
|
static const unsigned xrx200_pins_usif_uart_ri[] = {GPIO27};
|
|
|
|
static const unsigned xrx200_pins_usif_spi_di[] = {GPIO11};
|
|
static const unsigned xrx200_pins_usif_spi_do[] = {GPIO12};
|
|
static const unsigned xrx200_pins_usif_spi_clk[] = {GPIO38};
|
|
static const unsigned xrx200_pins_usif_spi_cs0[] = {GPIO37};
|
|
static const unsigned xrx200_pins_usif_spi_cs1[] = {GPIO39};
|
|
static const unsigned xrx200_pins_usif_spi_cs2[] = {GPIO14};
|
|
|
|
static const unsigned xrx200_pins_stp[] = {GPIO4, GPIO5, GPIO6};
|
|
static const unsigned xrx200_pins_nmi[] = {GPIO8};
|
|
static const unsigned xrx200_pins_mdio[] = {GPIO42, GPIO43};
|
|
|
|
static const unsigned xrx200_pins_dfe_led0[] = {GPIO4};
|
|
static const unsigned xrx200_pins_dfe_led1[] = {GPIO5};
|
|
|
|
static const unsigned xrx200_pins_gphy0_led0[] = {GPIO5};
|
|
static const unsigned xrx200_pins_gphy0_led1[] = {GPIO7};
|
|
static const unsigned xrx200_pins_gphy0_led2[] = {GPIO2};
|
|
static const unsigned xrx200_pins_gphy1_led0[] = {GPIO44};
|
|
static const unsigned xrx200_pins_gphy1_led1[] = {GPIO45};
|
|
static const unsigned xrx200_pins_gphy1_led2[] = {GPIO47};
|
|
|
|
static const unsigned xrx200_pins_ebu_a24[] = {GPIO13};
|
|
static const unsigned xrx200_pins_ebu_clk[] = {GPIO21};
|
|
static const unsigned xrx200_pins_ebu_cs1[] = {GPIO23};
|
|
static const unsigned xrx200_pins_ebu_a23[] = {GPIO24};
|
|
static const unsigned xrx200_pins_ebu_wait[] = {GPIO26};
|
|
static const unsigned xrx200_pins_ebu_a25[] = {GPIO31};
|
|
|
|
static const unsigned xrx200_pins_nand_ale[] = {GPIO13};
|
|
static const unsigned xrx200_pins_nand_cs1[] = {GPIO23};
|
|
static const unsigned xrx200_pins_nand_cle[] = {GPIO24};
|
|
static const unsigned xrx200_pins_nand_rdy[] = {GPIO48};
|
|
static const unsigned xrx200_pins_nand_rd[] = {GPIO49};
|
|
|
|
static const unsigned xrx200_pins_spi_di[] = {GPIO16};
|
|
static const unsigned xrx200_pins_spi_do[] = {GPIO17};
|
|
static const unsigned xrx200_pins_spi_clk[] = {GPIO18};
|
|
static const unsigned xrx200_pins_spi_cs1[] = {GPIO15};
|
|
static const unsigned xrx200_pins_spi_cs2[] = {GPIO22};
|
|
static const unsigned xrx200_pins_spi_cs3[] = {GPIO13};
|
|
static const unsigned xrx200_pins_spi_cs4[] = {GPIO10};
|
|
static const unsigned xrx200_pins_spi_cs5[] = {GPIO9};
|
|
static const unsigned xrx200_pins_spi_cs6[] = {GPIO11};
|
|
|
|
static const unsigned xrx200_pins_gpt1[] = {GPIO28};
|
|
static const unsigned xrx200_pins_gpt2[] = {GPIO21};
|
|
static const unsigned xrx200_pins_gpt3[] = {GPIO6};
|
|
|
|
static const unsigned xrx200_pins_clkout0[] = {GPIO8};
|
|
static const unsigned xrx200_pins_clkout1[] = {GPIO7};
|
|
static const unsigned xrx200_pins_clkout2[] = {GPIO3};
|
|
static const unsigned xrx200_pins_clkout3[] = {GPIO2};
|
|
|
|
static const unsigned xrx200_pins_pci_gnt1[] = {GPIO28};
|
|
static const unsigned xrx200_pins_pci_gnt2[] = {GPIO23};
|
|
static const unsigned xrx200_pins_pci_gnt3[] = {GPIO19};
|
|
static const unsigned xrx200_pins_pci_gnt4[] = {GPIO38};
|
|
static const unsigned xrx200_pins_pci_req1[] = {GPIO29};
|
|
static const unsigned xrx200_pins_pci_req2[] = {GPIO31};
|
|
static const unsigned xrx200_pins_pci_req3[] = {GPIO3};
|
|
static const unsigned xrx200_pins_pci_req4[] = {GPIO37};
|
|
|
|
static const struct ltq_pin_group xrx200_grps[] = {
|
|
GRP_MUX("exin0", EXIN, xrx200_pins_exin0),
|
|
GRP_MUX("exin1", EXIN, xrx200_pins_exin1),
|
|
GRP_MUX("exin2", EXIN, xrx200_pins_exin2),
|
|
GRP_MUX("exin3", EXIN, xrx200_pins_exin3),
|
|
GRP_MUX("exin4", EXIN, xrx200_pins_exin4),
|
|
GRP_MUX("exin5", EXIN, xrx200_pins_exin5),
|
|
GRP_MUX("ebu a23", EBU, xrx200_pins_ebu_a23),
|
|
GRP_MUX("ebu a24", EBU, xrx200_pins_ebu_a24),
|
|
GRP_MUX("ebu a25", EBU, xrx200_pins_ebu_a25),
|
|
GRP_MUX("ebu clk", EBU, xrx200_pins_ebu_clk),
|
|
GRP_MUX("ebu cs1", EBU, xrx200_pins_ebu_cs1),
|
|
GRP_MUX("ebu wait", EBU, xrx200_pins_ebu_wait),
|
|
GRP_MUX("nand ale", EBU, xrx200_pins_nand_ale),
|
|
GRP_MUX("nand cs1", EBU, xrx200_pins_nand_cs1),
|
|
GRP_MUX("nand cle", EBU, xrx200_pins_nand_cle),
|
|
GRP_MUX("nand rdy", EBU, xrx200_pins_nand_rdy),
|
|
GRP_MUX("nand rd", EBU, xrx200_pins_nand_rd),
|
|
GRP_MUX("spi_di", SPI, xrx200_pins_spi_di),
|
|
GRP_MUX("spi_do", SPI, xrx200_pins_spi_do),
|
|
GRP_MUX("spi_clk", SPI, xrx200_pins_spi_clk),
|
|
GRP_MUX("spi_cs1", SPI, xrx200_pins_spi_cs1),
|
|
GRP_MUX("spi_cs2", SPI, xrx200_pins_spi_cs2),
|
|
GRP_MUX("spi_cs3", SPI, xrx200_pins_spi_cs3),
|
|
GRP_MUX("spi_cs4", SPI, xrx200_pins_spi_cs4),
|
|
GRP_MUX("spi_cs5", SPI, xrx200_pins_spi_cs5),
|
|
GRP_MUX("spi_cs6", SPI, xrx200_pins_spi_cs6),
|
|
GRP_MUX("usif uart_rx", USIF, xrx200_pins_usif_uart_rx),
|
|
GRP_MUX("usif uart_rx", USIF, xrx200_pins_usif_uart_tx),
|
|
GRP_MUX("usif uart_rts", USIF, xrx200_pins_usif_uart_rts),
|
|
GRP_MUX("usif uart_cts", USIF, xrx200_pins_usif_uart_cts),
|
|
GRP_MUX("usif uart_dtr", USIF, xrx200_pins_usif_uart_dtr),
|
|
GRP_MUX("usif uart_dsr", USIF, xrx200_pins_usif_uart_dsr),
|
|
GRP_MUX("usif uart_dcd", USIF, xrx200_pins_usif_uart_dcd),
|
|
GRP_MUX("usif uart_ri", USIF, xrx200_pins_usif_uart_ri),
|
|
GRP_MUX("usif spi_di", USIF, xrx200_pins_usif_spi_di),
|
|
GRP_MUX("usif spi_do", USIF, xrx200_pins_usif_spi_do),
|
|
GRP_MUX("usif spi_clk", USIF, xrx200_pins_usif_spi_clk),
|
|
GRP_MUX("usif spi_cs0", USIF, xrx200_pins_usif_spi_cs0),
|
|
GRP_MUX("usif spi_cs1", USIF, xrx200_pins_usif_spi_cs1),
|
|
GRP_MUX("usif spi_cs2", USIF, xrx200_pins_usif_spi_cs2),
|
|
GRP_MUX("stp", STP, xrx200_pins_stp),
|
|
GRP_MUX("nmi", NMI, xrx200_pins_nmi),
|
|
GRP_MUX("gpt1", GPT, xrx200_pins_gpt1),
|
|
GRP_MUX("gpt2", GPT, xrx200_pins_gpt2),
|
|
GRP_MUX("gpt3", GPT, xrx200_pins_gpt3),
|
|
GRP_MUX("clkout0", CGU, xrx200_pins_clkout0),
|
|
GRP_MUX("clkout1", CGU, xrx200_pins_clkout1),
|
|
GRP_MUX("clkout2", CGU, xrx200_pins_clkout2),
|
|
GRP_MUX("clkout3", CGU, xrx200_pins_clkout3),
|
|
GRP_MUX("gnt1", PCI, xrx200_pins_pci_gnt1),
|
|
GRP_MUX("gnt2", PCI, xrx200_pins_pci_gnt2),
|
|
GRP_MUX("gnt3", PCI, xrx200_pins_pci_gnt3),
|
|
GRP_MUX("gnt4", PCI, xrx200_pins_pci_gnt4),
|
|
GRP_MUX("req1", PCI, xrx200_pins_pci_req1),
|
|
GRP_MUX("req2", PCI, xrx200_pins_pci_req2),
|
|
GRP_MUX("req3", PCI, xrx200_pins_pci_req3),
|
|
GRP_MUX("req4", PCI, xrx200_pins_pci_req4),
|
|
GRP_MUX("mdio", MDIO, xrx200_pins_mdio),
|
|
GRP_MUX("dfe led0", DFE, xrx200_pins_dfe_led0),
|
|
GRP_MUX("dfe led1", DFE, xrx200_pins_dfe_led1),
|
|
GRP_MUX("gphy0 led0", GPHY, xrx200_pins_gphy0_led0),
|
|
GRP_MUX("gphy0 led1", GPHY, xrx200_pins_gphy0_led1),
|
|
GRP_MUX("gphy0 led2", GPHY, xrx200_pins_gphy0_led2),
|
|
GRP_MUX("gphy1 led0", GPHY, xrx200_pins_gphy1_led0),
|
|
GRP_MUX("gphy1 led1", GPHY, xrx200_pins_gphy1_led1),
|
|
GRP_MUX("gphy1 led2", GPHY, xrx200_pins_gphy1_led2),
|
|
};
|
|
|
|
static const char * const xrx200_pci_grps[] = {"gnt1", "gnt2",
|
|
"gnt3", "gnt4",
|
|
"req1", "req2",
|
|
"req3", "req4"};
|
|
static const char * const xrx200_spi_grps[] = {"spi_di", "spi_do",
|
|
"spi_clk", "spi_cs1",
|
|
"spi_cs2", "spi_cs3",
|
|
"spi_cs4", "spi_cs5",
|
|
"spi_cs6"};
|
|
static const char * const xrx200_cgu_grps[] = {"clkout0", "clkout1",
|
|
"clkout2", "clkout3"};
|
|
static const char * const xrx200_ebu_grps[] = {"ebu a23", "ebu a24",
|
|
"ebu a25", "ebu cs1",
|
|
"ebu wait", "ebu clk",
|
|
"nand ale", "nand cs1",
|
|
"nand cle", "nand rdy",
|
|
"nand rd"};
|
|
static const char * const xrx200_exin_grps[] = {"exin0", "exin1", "exin2",
|
|
"exin3", "exin4", "exin5"};
|
|
static const char * const xrx200_gpt_grps[] = {"gpt1", "gpt2", "gpt3"};
|
|
static const char * const xrx200_usif_grps[] = {"usif uart_rx", "usif uart_tx",
|
|
"usif uart_rts", "usif uart_cts",
|
|
"usif uart_dtr", "usif uart_dsr",
|
|
"usif uart_dcd", "usif uart_ri",
|
|
"usif spi_di", "usif spi_do",
|
|
"usif spi_clk", "usif spi_cs0",
|
|
"usif spi_cs1", "usif spi_cs2"};
|
|
static const char * const xrx200_stp_grps[] = {"stp"};
|
|
static const char * const xrx200_nmi_grps[] = {"nmi"};
|
|
static const char * const xrx200_mdio_grps[] = {"mdio"};
|
|
static const char * const xrx200_dfe_grps[] = {"dfe led0", "dfe led1"};
|
|
static const char * const xrx200_gphy_grps[] = {"gphy0 led0", "gphy0 led1",
|
|
"gphy0 led2", "gphy1 led0",
|
|
"gphy1 led1", "gphy1 led2"};
|
|
|
|
static const struct ltq_pmx_func xrx200_funcs[] = {
|
|
{"spi", ARRAY_AND_SIZE(xrx200_spi_grps)},
|
|
{"usif", ARRAY_AND_SIZE(xrx200_usif_grps)},
|
|
{"cgu", ARRAY_AND_SIZE(xrx200_cgu_grps)},
|
|
{"exin", ARRAY_AND_SIZE(xrx200_exin_grps)},
|
|
{"stp", ARRAY_AND_SIZE(xrx200_stp_grps)},
|
|
{"gpt", ARRAY_AND_SIZE(xrx200_gpt_grps)},
|
|
{"nmi", ARRAY_AND_SIZE(xrx200_nmi_grps)},
|
|
{"pci", ARRAY_AND_SIZE(xrx200_pci_grps)},
|
|
{"ebu", ARRAY_AND_SIZE(xrx200_ebu_grps)},
|
|
{"mdio", ARRAY_AND_SIZE(xrx200_mdio_grps)},
|
|
{"dfe", ARRAY_AND_SIZE(xrx200_dfe_grps)},
|
|
{"gphy", ARRAY_AND_SIZE(xrx200_gphy_grps)},
|
|
};
|
|
|
|
/* --------- xrx300 related code --------- */
|
|
#define XRX300_MAX_PIN 64
|
|
|
|
static const struct ltq_mfp_pin xrx300_mfp[] = {
|
|
/* pin f0 f1 f2 f3 */
|
|
MFP_XWAY(GPIO0, GPIO, EXIN, EPHY, NONE),
|
|
MFP_XWAY(GPIO1, GPIO, NONE, EXIN, NONE),
|
|
MFP_XWAY(GPIO2, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO3, GPIO, CGU, NONE, NONE),
|
|
MFP_XWAY(GPIO4, GPIO, STP, DFE, NONE),
|
|
MFP_XWAY(GPIO5, GPIO, STP, EPHY, DFE),
|
|
MFP_XWAY(GPIO6, GPIO, STP, NONE, NONE),
|
|
MFP_XWAY(GPIO7, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO8, GPIO, CGU, GPHY, EPHY),
|
|
MFP_XWAY(GPIO9, GPIO, WIFI, NONE, EXIN),
|
|
MFP_XWAY(GPIO10, GPIO, USIF, SPI, EXIN),
|
|
MFP_XWAY(GPIO11, GPIO, USIF, WIFI, SPI),
|
|
MFP_XWAY(GPIO12, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO13, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO14, GPIO, CGU, USIF, EPHY),
|
|
MFP_XWAY(GPIO15, GPIO, SPI, NONE, MCD),
|
|
MFP_XWAY(GPIO16, GPIO, SPI, EXIN, NONE),
|
|
MFP_XWAY(GPIO17, GPIO, SPI, NONE, NONE),
|
|
MFP_XWAY(GPIO18, GPIO, SPI, NONE, NONE),
|
|
MFP_XWAY(GPIO19, GPIO, USIF, NONE, EPHY),
|
|
MFP_XWAY(GPIO20, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO21, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO22, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO23, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO24, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO25, GPIO, TDM, NONE, NONE),
|
|
MFP_XWAY(GPIO26, GPIO, TDM, NONE, NONE),
|
|
MFP_XWAY(GPIO27, GPIO, TDM, NONE, NONE),
|
|
MFP_XWAY(GPIO28, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO29, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO30, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO31, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO32, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO33, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO34, GPIO, NONE, SSI, NONE),
|
|
MFP_XWAY(GPIO35, GPIO, NONE, SSI, NONE),
|
|
MFP_XWAY(GPIO36, GPIO, NONE, SSI, NONE),
|
|
MFP_XWAY(GPIO37, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO38, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO39, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO40, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO41, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO42, GPIO, MDIO, NONE, NONE),
|
|
MFP_XWAY(GPIO43, GPIO, MDIO, NONE, NONE),
|
|
MFP_XWAY(GPIO44, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO45, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO46, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO47, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO48, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO49, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO50, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO51, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO52, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO53, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO54, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO55, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO56, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO57, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO58, GPIO, EBU, TDM, NONE),
|
|
MFP_XWAY(GPIO59, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO60, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO61, GPIO, EBU, NONE, NONE),
|
|
MFP_XWAY(GPIO62, NONE, NONE, NONE, NONE),
|
|
MFP_XWAY(GPIO63, NONE, NONE, NONE, NONE),
|
|
};
|
|
|
|
static const unsigned xrx300_exin_pin_map[] = {GPIO0, GPIO1, GPIO16, GPIO10, GPIO9};
|
|
|
|
static const unsigned xrx300_pins_exin0[] = {GPIO0};
|
|
static const unsigned xrx300_pins_exin1[] = {GPIO1};
|
|
static const unsigned xrx300_pins_exin2[] = {GPIO16};
|
|
/* EXIN3 is not available on xrX300 */
|
|
static const unsigned xrx300_pins_exin4[] = {GPIO10};
|
|
static const unsigned xrx300_pins_exin5[] = {GPIO9};
|
|
|
|
static const unsigned xrx300_pins_usif_uart_rx[] = {GPIO11};
|
|
static const unsigned xrx300_pins_usif_uart_tx[] = {GPIO10};
|
|
|
|
static const unsigned xrx300_pins_usif_spi_di[] = {GPIO11};
|
|
static const unsigned xrx300_pins_usif_spi_do[] = {GPIO10};
|
|
static const unsigned xrx300_pins_usif_spi_clk[] = {GPIO19};
|
|
static const unsigned xrx300_pins_usif_spi_cs0[] = {GPIO14};
|
|
|
|
static const unsigned xrx300_pins_stp[] = {GPIO4, GPIO5, GPIO6};
|
|
static const unsigned xrx300_pins_mdio[] = {GPIO42, GPIO43};
|
|
|
|
static const unsigned xrx300_pins_dfe_led0[] = {GPIO4};
|
|
static const unsigned xrx300_pins_dfe_led1[] = {GPIO5};
|
|
|
|
static const unsigned xrx300_pins_ephy0_led0[] = {GPIO5};
|
|
static const unsigned xrx300_pins_ephy0_led1[] = {GPIO8};
|
|
static const unsigned xrx300_pins_ephy1_led0[] = {GPIO14};
|
|
static const unsigned xrx300_pins_ephy1_led1[] = {GPIO19};
|
|
|
|
static const unsigned xrx300_pins_nand_ale[] = {GPIO13};
|
|
static const unsigned xrx300_pins_nand_cs1[] = {GPIO23};
|
|
static const unsigned xrx300_pins_nand_cle[] = {GPIO24};
|
|
static const unsigned xrx300_pins_nand_rdy[] = {GPIO48};
|
|
static const unsigned xrx300_pins_nand_rd[] = {GPIO49};
|
|
static const unsigned xrx300_pins_nand_d1[] = {GPIO50};
|
|
static const unsigned xrx300_pins_nand_d0[] = {GPIO51};
|
|
static const unsigned xrx300_pins_nand_d2[] = {GPIO52};
|
|
static const unsigned xrx300_pins_nand_d7[] = {GPIO53};
|
|
static const unsigned xrx300_pins_nand_d6[] = {GPIO54};
|
|
static const unsigned xrx300_pins_nand_d5[] = {GPIO55};
|
|
static const unsigned xrx300_pins_nand_d4[] = {GPIO56};
|
|
static const unsigned xrx300_pins_nand_d3[] = {GPIO57};
|
|
static const unsigned xrx300_pins_nand_cs0[] = {GPIO58};
|
|
static const unsigned xrx300_pins_nand_wr[] = {GPIO59};
|
|
static const unsigned xrx300_pins_nand_wp[] = {GPIO60};
|
|
static const unsigned xrx300_pins_nand_se[] = {GPIO61};
|
|
|
|
static const unsigned xrx300_pins_spi_di[] = {GPIO16};
|
|
static const unsigned xrx300_pins_spi_do[] = {GPIO17};
|
|
static const unsigned xrx300_pins_spi_clk[] = {GPIO18};
|
|
static const unsigned xrx300_pins_spi_cs1[] = {GPIO15};
|
|
/* SPI_CS2 is not available on xrX300 */
|
|
/* SPI_CS3 is not available on xrX300 */
|
|
static const unsigned xrx300_pins_spi_cs4[] = {GPIO10};
|
|
/* SPI_CS5 is not available on xrX300 */
|
|
static const unsigned xrx300_pins_spi_cs6[] = {GPIO11};
|
|
|
|
/* CLKOUT0 is not available on xrX300 */
|
|
/* CLKOUT1 is not available on xrX300 */
|
|
static const unsigned xrx300_pins_clkout2[] = {GPIO3};
|
|
|
|
static const struct ltq_pin_group xrx300_grps[] = {
|
|
GRP_MUX("exin0", EXIN, xrx300_pins_exin0),
|
|
GRP_MUX("exin1", EXIN, xrx300_pins_exin1),
|
|
GRP_MUX("exin2", EXIN, xrx300_pins_exin2),
|
|
GRP_MUX("exin4", EXIN, xrx300_pins_exin4),
|
|
GRP_MUX("exin5", EXIN, xrx300_pins_exin5),
|
|
GRP_MUX("nand ale", EBU, xrx300_pins_nand_ale),
|
|
GRP_MUX("nand cs1", EBU, xrx300_pins_nand_cs1),
|
|
GRP_MUX("nand cle", EBU, xrx300_pins_nand_cle),
|
|
GRP_MUX("nand rdy", EBU, xrx300_pins_nand_rdy),
|
|
GRP_MUX("nand rd", EBU, xrx300_pins_nand_rd),
|
|
GRP_MUX("nand d1", EBU, xrx300_pins_nand_d1),
|
|
GRP_MUX("nand d0", EBU, xrx300_pins_nand_d0),
|
|
GRP_MUX("nand d2", EBU, xrx300_pins_nand_d2),
|
|
GRP_MUX("nand d7", EBU, xrx300_pins_nand_d7),
|
|
GRP_MUX("nand d6", EBU, xrx300_pins_nand_d6),
|
|
GRP_MUX("nand d5", EBU, xrx300_pins_nand_d5),
|
|
GRP_MUX("nand d4", EBU, xrx300_pins_nand_d4),
|
|
GRP_MUX("nand d3", EBU, xrx300_pins_nand_d3),
|
|
GRP_MUX("nand cs0", EBU, xrx300_pins_nand_cs0),
|
|
GRP_MUX("nand wr", EBU, xrx300_pins_nand_wr),
|
|
GRP_MUX("nand wp", EBU, xrx300_pins_nand_wp),
|
|
GRP_MUX("nand se", EBU, xrx300_pins_nand_se),
|
|
GRP_MUX("spi_di", SPI, xrx300_pins_spi_di),
|
|
GRP_MUX("spi_do", SPI, xrx300_pins_spi_do),
|
|
GRP_MUX("spi_clk", SPI, xrx300_pins_spi_clk),
|
|
GRP_MUX("spi_cs1", SPI, xrx300_pins_spi_cs1),
|
|
GRP_MUX("spi_cs4", SPI, xrx300_pins_spi_cs4),
|
|
GRP_MUX("spi_cs6", SPI, xrx300_pins_spi_cs6),
|
|
GRP_MUX("usif uart_rx", USIF, xrx300_pins_usif_uart_rx),
|
|
GRP_MUX("usif uart_tx", USIF, xrx300_pins_usif_uart_tx),
|
|
GRP_MUX("usif spi_di", USIF, xrx300_pins_usif_spi_di),
|
|
GRP_MUX("usif spi_do", USIF, xrx300_pins_usif_spi_do),
|
|
GRP_MUX("usif spi_clk", USIF, xrx300_pins_usif_spi_clk),
|
|
GRP_MUX("usif spi_cs0", USIF, xrx300_pins_usif_spi_cs0),
|
|
GRP_MUX("stp", STP, xrx300_pins_stp),
|
|
GRP_MUX("clkout2", CGU, xrx300_pins_clkout2),
|
|
GRP_MUX("mdio", MDIO, xrx300_pins_mdio),
|
|
GRP_MUX("dfe led0", DFE, xrx300_pins_dfe_led0),
|
|
GRP_MUX("dfe led1", DFE, xrx300_pins_dfe_led1),
|
|
GRP_MUX("ephy0 led0", GPHY, xrx300_pins_ephy0_led0),
|
|
GRP_MUX("ephy0 led1", GPHY, xrx300_pins_ephy0_led1),
|
|
GRP_MUX("ephy1 led0", GPHY, xrx300_pins_ephy1_led0),
|
|
GRP_MUX("ephy1 led1", GPHY, xrx300_pins_ephy1_led1),
|
|
};
|
|
|
|
static const char * const xrx300_spi_grps[] = {"spi_di", "spi_do",
|
|
"spi_clk", "spi_cs1",
|
|
"spi_cs4", "spi_cs6"};
|
|
static const char * const xrx300_cgu_grps[] = {"clkout2"};
|
|
static const char * const xrx300_ebu_grps[] = {"nand ale", "nand cs1",
|
|
"nand cle", "nand rdy",
|
|
"nand rd", "nand d1",
|
|
"nand d0", "nand d2",
|
|
"nand d7", "nand d6",
|
|
"nand d5", "nand d4",
|
|
"nand d3", "nand cs0",
|
|
"nand wr", "nand wp",
|
|
"nand se"};
|
|
static const char * const xrx300_exin_grps[] = {"exin0", "exin1", "exin2",
|
|
"exin4", "exin5"};
|
|
static const char * const xrx300_usif_grps[] = {"usif uart_rx", "usif uart_tx",
|
|
"usif spi_di", "usif spi_do",
|
|
"usif spi_clk", "usif spi_cs0"};
|
|
static const char * const xrx300_stp_grps[] = {"stp"};
|
|
static const char * const xrx300_mdio_grps[] = {"mdio"};
|
|
static const char * const xrx300_dfe_grps[] = {"dfe led0", "dfe led1"};
|
|
static const char * const xrx300_gphy_grps[] = {"ephy0 led0", "ephy0 led1",
|
|
"ephy1 led0", "ephy1 led1"};
|
|
|
|
static const struct ltq_pmx_func xrx300_funcs[] = {
|
|
{"spi", ARRAY_AND_SIZE(xrx300_spi_grps)},
|
|
{"usif", ARRAY_AND_SIZE(xrx300_usif_grps)},
|
|
{"cgu", ARRAY_AND_SIZE(xrx300_cgu_grps)},
|
|
{"exin", ARRAY_AND_SIZE(xrx300_exin_grps)},
|
|
{"stp", ARRAY_AND_SIZE(xrx300_stp_grps)},
|
|
{"ebu", ARRAY_AND_SIZE(xrx300_ebu_grps)},
|
|
{"mdio", ARRAY_AND_SIZE(xrx300_mdio_grps)},
|
|
{"dfe", ARRAY_AND_SIZE(xrx300_dfe_grps)},
|
|
{"ephy", ARRAY_AND_SIZE(xrx300_gphy_grps)},
|
|
};
|
|
|
|
/* --------- pinconf related code --------- */
|
|
static int xway_pinconf_get(struct pinctrl_dev *pctldev,
|
|
unsigned pin,
|
|
unsigned long *config)
|
|
{
|
|
struct ltq_pinmux_info *info = pinctrl_dev_get_drvdata(pctldev);
|
|
enum ltq_pinconf_param param = LTQ_PINCONF_UNPACK_PARAM(*config);
|
|
int port = PORT(pin);
|
|
u32 reg;
|
|
|
|
switch (param) {
|
|
case LTQ_PINCONF_PARAM_OPEN_DRAIN:
|
|
if (port == PORT3)
|
|
reg = GPIO3_OD;
|
|
else
|
|
reg = GPIO_OD(pin);
|
|
*config = LTQ_PINCONF_PACK(param,
|
|
!gpio_getbit(info->membase[0], reg, PORT_PIN(pin)));
|
|
break;
|
|
|
|
case LTQ_PINCONF_PARAM_PULL:
|
|
if (port == PORT3)
|
|
reg = GPIO3_PUDEN;
|
|
else
|
|
reg = GPIO_PUDEN(pin);
|
|
if (!gpio_getbit(info->membase[0], reg, PORT_PIN(pin))) {
|
|
*config = LTQ_PINCONF_PACK(param, 0);
|
|
break;
|
|
}
|
|
|
|
if (port == PORT3)
|
|
reg = GPIO3_PUDSEL;
|
|
else
|
|
reg = GPIO_PUDSEL(pin);
|
|
if (!gpio_getbit(info->membase[0], reg, PORT_PIN(pin)))
|
|
*config = LTQ_PINCONF_PACK(param, 2);
|
|
else
|
|
*config = LTQ_PINCONF_PACK(param, 1);
|
|
break;
|
|
|
|
case LTQ_PINCONF_PARAM_OUTPUT:
|
|
reg = GPIO_DIR(pin);
|
|
*config = LTQ_PINCONF_PACK(param,
|
|
gpio_getbit(info->membase[0], reg, PORT_PIN(pin)));
|
|
break;
|
|
default:
|
|
dev_err(pctldev->dev, "Invalid config param %04x\n", param);
|
|
return -ENOTSUPP;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int xway_pinconf_set(struct pinctrl_dev *pctldev,
|
|
unsigned pin,
|
|
unsigned long *configs,
|
|
unsigned num_configs)
|
|
{
|
|
struct ltq_pinmux_info *info = pinctrl_dev_get_drvdata(pctldev);
|
|
enum ltq_pinconf_param param;
|
|
int arg;
|
|
int port = PORT(pin);
|
|
u32 reg;
|
|
int i;
|
|
|
|
for (i = 0; i < num_configs; i++) {
|
|
param = LTQ_PINCONF_UNPACK_PARAM(configs[i]);
|
|
arg = LTQ_PINCONF_UNPACK_ARG(configs[i]);
|
|
|
|
switch (param) {
|
|
case LTQ_PINCONF_PARAM_OPEN_DRAIN:
|
|
if (port == PORT3)
|
|
reg = GPIO3_OD;
|
|
else
|
|
reg = GPIO_OD(pin);
|
|
if (arg == 0)
|
|
gpio_setbit(info->membase[0],
|
|
reg,
|
|
PORT_PIN(pin));
|
|
else
|
|
gpio_clearbit(info->membase[0],
|
|
reg,
|
|
PORT_PIN(pin));
|
|
break;
|
|
|
|
case LTQ_PINCONF_PARAM_PULL:
|
|
if (port == PORT3)
|
|
reg = GPIO3_PUDEN;
|
|
else
|
|
reg = GPIO_PUDEN(pin);
|
|
if (arg == 0) {
|
|
gpio_clearbit(info->membase[0],
|
|
reg,
|
|
PORT_PIN(pin));
|
|
break;
|
|
}
|
|
gpio_setbit(info->membase[0], reg, PORT_PIN(pin));
|
|
|
|
if (port == PORT3)
|
|
reg = GPIO3_PUDSEL;
|
|
else
|
|
reg = GPIO_PUDSEL(pin);
|
|
if (arg == 1)
|
|
gpio_clearbit(info->membase[0],
|
|
reg,
|
|
PORT_PIN(pin));
|
|
else if (arg == 2)
|
|
gpio_setbit(info->membase[0],
|
|
reg,
|
|
PORT_PIN(pin));
|
|
else
|
|
dev_err(pctldev->dev,
|
|
"Invalid pull value %d\n", arg);
|
|
break;
|
|
|
|
case LTQ_PINCONF_PARAM_OUTPUT:
|
|
reg = GPIO_DIR(pin);
|
|
if (arg == 0)
|
|
gpio_clearbit(info->membase[0],
|
|
reg,
|
|
PORT_PIN(pin));
|
|
else
|
|
gpio_setbit(info->membase[0],
|
|
reg,
|
|
PORT_PIN(pin));
|
|
break;
|
|
|
|
default:
|
|
dev_err(pctldev->dev,
|
|
"Invalid config param %04x\n", param);
|
|
return -ENOTSUPP;
|
|
}
|
|
} /* for each config */
|
|
|
|
return 0;
|
|
}
|
|
|
|
int xway_pinconf_group_set(struct pinctrl_dev *pctldev,
|
|
unsigned selector,
|
|
unsigned long *configs,
|
|
unsigned num_configs)
|
|
{
|
|
struct ltq_pinmux_info *info = pinctrl_dev_get_drvdata(pctldev);
|
|
int i, ret = 0;
|
|
|
|
for (i = 0; i < info->grps[selector].npins && !ret; i++)
|
|
ret = xway_pinconf_set(pctldev,
|
|
info->grps[selector].pins[i],
|
|
configs,
|
|
num_configs);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const struct pinconf_ops xway_pinconf_ops = {
|
|
.pin_config_get = xway_pinconf_get,
|
|
.pin_config_set = xway_pinconf_set,
|
|
.pin_config_group_set = xway_pinconf_group_set,
|
|
};
|
|
|
|
static struct pinctrl_desc xway_pctrl_desc = {
|
|
.owner = THIS_MODULE,
|
|
.confops = &xway_pinconf_ops,
|
|
};
|
|
|
|
static inline int xway_mux_apply(struct pinctrl_dev *pctrldev,
|
|
int pin, int mux)
|
|
{
|
|
struct ltq_pinmux_info *info = pinctrl_dev_get_drvdata(pctrldev);
|
|
int port = PORT(pin);
|
|
u32 alt1_reg = GPIO_ALT1(pin);
|
|
|
|
if (port == PORT3)
|
|
alt1_reg = GPIO3_ALT1;
|
|
|
|
if (mux & MUX_ALT0)
|
|
gpio_setbit(info->membase[0], GPIO_ALT0(pin), PORT_PIN(pin));
|
|
else
|
|
gpio_clearbit(info->membase[0], GPIO_ALT0(pin), PORT_PIN(pin));
|
|
|
|
if (mux & MUX_ALT1)
|
|
gpio_setbit(info->membase[0], alt1_reg, PORT_PIN(pin));
|
|
else
|
|
gpio_clearbit(info->membase[0], alt1_reg, PORT_PIN(pin));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct ltq_cfg_param xway_cfg_params[] = {
|
|
{"lantiq,pull", LTQ_PINCONF_PARAM_PULL},
|
|
{"lantiq,open-drain", LTQ_PINCONF_PARAM_OPEN_DRAIN},
|
|
{"lantiq,output", LTQ_PINCONF_PARAM_OUTPUT},
|
|
};
|
|
|
|
static struct ltq_pinmux_info xway_info = {
|
|
.desc = &xway_pctrl_desc,
|
|
.apply_mux = xway_mux_apply,
|
|
.params = xway_cfg_params,
|
|
.num_params = ARRAY_SIZE(xway_cfg_params),
|
|
};
|
|
|
|
/* --------- gpio_chip related code --------- */
|
|
static void xway_gpio_set(struct gpio_chip *chip, unsigned int pin, int val)
|
|
{
|
|
struct ltq_pinmux_info *info = dev_get_drvdata(chip->parent);
|
|
|
|
if (val)
|
|
gpio_setbit(info->membase[0], GPIO_OUT(pin), PORT_PIN(pin));
|
|
else
|
|
gpio_clearbit(info->membase[0], GPIO_OUT(pin), PORT_PIN(pin));
|
|
}
|
|
|
|
static int xway_gpio_get(struct gpio_chip *chip, unsigned int pin)
|
|
{
|
|
struct ltq_pinmux_info *info = dev_get_drvdata(chip->parent);
|
|
|
|
return !!gpio_getbit(info->membase[0], GPIO_IN(pin), PORT_PIN(pin));
|
|
}
|
|
|
|
static int xway_gpio_dir_in(struct gpio_chip *chip, unsigned int pin)
|
|
{
|
|
struct ltq_pinmux_info *info = dev_get_drvdata(chip->parent);
|
|
|
|
gpio_clearbit(info->membase[0], GPIO_DIR(pin), PORT_PIN(pin));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int xway_gpio_dir_out(struct gpio_chip *chip, unsigned int pin, int val)
|
|
{
|
|
struct ltq_pinmux_info *info = dev_get_drvdata(chip->parent);
|
|
|
|
if (PORT(pin) == PORT3)
|
|
gpio_setbit(info->membase[0], GPIO3_OD, PORT_PIN(pin));
|
|
else
|
|
gpio_setbit(info->membase[0], GPIO_OD(pin), PORT_PIN(pin));
|
|
gpio_setbit(info->membase[0], GPIO_DIR(pin), PORT_PIN(pin));
|
|
xway_gpio_set(chip, pin, val);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* gpiolib gpiod_to_irq callback function.
|
|
* Returns the mapped IRQ (external interrupt) number for a given GPIO pin.
|
|
*/
|
|
static int xway_gpio_to_irq(struct gpio_chip *chip, unsigned offset)
|
|
{
|
|
struct ltq_pinmux_info *info = dev_get_drvdata(chip->parent);
|
|
int i;
|
|
|
|
for (i = 0; i < info->num_exin; i++)
|
|
if (info->exin[i] == offset)
|
|
return ltq_eiu_get_irq(i);
|
|
|
|
return -1;
|
|
}
|
|
|
|
static struct gpio_chip xway_chip = {
|
|
.label = "gpio-xway",
|
|
.direction_input = xway_gpio_dir_in,
|
|
.direction_output = xway_gpio_dir_out,
|
|
.get = xway_gpio_get,
|
|
.set = xway_gpio_set,
|
|
.request = gpiochip_generic_request,
|
|
.free = gpiochip_generic_free,
|
|
.to_irq = xway_gpio_to_irq,
|
|
.base = -1,
|
|
};
|
|
|
|
|
|
/* --------- register the pinctrl layer --------- */
|
|
struct pinctrl_xway_soc {
|
|
int pin_count;
|
|
const struct ltq_mfp_pin *mfp;
|
|
const struct ltq_pin_group *grps;
|
|
unsigned int num_grps;
|
|
const struct ltq_pmx_func *funcs;
|
|
unsigned int num_funcs;
|
|
const unsigned *exin;
|
|
unsigned int num_exin;
|
|
};
|
|
|
|
/* xway xr9 series (DEPRECATED: Use XWAY xRX100/xRX200 Family) */
|
|
static struct pinctrl_xway_soc xr9_pinctrl = {
|
|
.pin_count = XR9_MAX_PIN,
|
|
.mfp = xway_mfp,
|
|
.grps = xway_grps,
|
|
.num_grps = ARRAY_SIZE(xway_grps),
|
|
.funcs = xrx_funcs,
|
|
.num_funcs = ARRAY_SIZE(xrx_funcs),
|
|
.exin = xway_exin_pin_map,
|
|
.num_exin = 6
|
|
};
|
|
|
|
/* XWAY AMAZON Family */
|
|
static struct pinctrl_xway_soc ase_pinctrl = {
|
|
.pin_count = ASE_MAX_PIN,
|
|
.mfp = ase_mfp,
|
|
.grps = ase_grps,
|
|
.num_grps = ARRAY_SIZE(ase_grps),
|
|
.funcs = ase_funcs,
|
|
.num_funcs = ARRAY_SIZE(ase_funcs),
|
|
.exin = ase_exin_pin_map,
|
|
.num_exin = 3
|
|
};
|
|
|
|
/* XWAY DANUBE Family */
|
|
static struct pinctrl_xway_soc danube_pinctrl = {
|
|
.pin_count = DANUBE_MAX_PIN,
|
|
.mfp = danube_mfp,
|
|
.grps = danube_grps,
|
|
.num_grps = ARRAY_SIZE(danube_grps),
|
|
.funcs = danube_funcs,
|
|
.num_funcs = ARRAY_SIZE(danube_funcs),
|
|
.exin = danube_exin_pin_map,
|
|
.num_exin = 3
|
|
};
|
|
|
|
/* XWAY xRX100 Family */
|
|
static struct pinctrl_xway_soc xrx100_pinctrl = {
|
|
.pin_count = XRX100_MAX_PIN,
|
|
.mfp = xrx100_mfp,
|
|
.grps = xrx100_grps,
|
|
.num_grps = ARRAY_SIZE(xrx100_grps),
|
|
.funcs = xrx100_funcs,
|
|
.num_funcs = ARRAY_SIZE(xrx100_funcs),
|
|
.exin = xrx100_exin_pin_map,
|
|
.num_exin = 6
|
|
};
|
|
|
|
/* XWAY xRX200 Family */
|
|
static struct pinctrl_xway_soc xrx200_pinctrl = {
|
|
.pin_count = XRX200_MAX_PIN,
|
|
.mfp = xrx200_mfp,
|
|
.grps = xrx200_grps,
|
|
.num_grps = ARRAY_SIZE(xrx200_grps),
|
|
.funcs = xrx200_funcs,
|
|
.num_funcs = ARRAY_SIZE(xrx200_funcs),
|
|
.exin = xrx200_exin_pin_map,
|
|
.num_exin = 6
|
|
};
|
|
|
|
/* XWAY xRX300 Family */
|
|
static struct pinctrl_xway_soc xrx300_pinctrl = {
|
|
.pin_count = XRX300_MAX_PIN,
|
|
.mfp = xrx300_mfp,
|
|
.grps = xrx300_grps,
|
|
.num_grps = ARRAY_SIZE(xrx300_grps),
|
|
.funcs = xrx300_funcs,
|
|
.num_funcs = ARRAY_SIZE(xrx300_funcs),
|
|
.exin = xrx300_exin_pin_map,
|
|
.num_exin = 5
|
|
};
|
|
|
|
static struct pinctrl_gpio_range xway_gpio_range = {
|
|
.name = "XWAY GPIO",
|
|
.gc = &xway_chip,
|
|
};
|
|
|
|
static const struct of_device_id xway_match[] = {
|
|
{ .compatible = "lantiq,pinctrl-xway", .data = &danube_pinctrl}, /*DEPRECATED*/
|
|
{ .compatible = "lantiq,pinctrl-xr9", .data = &xr9_pinctrl}, /*DEPRECATED*/
|
|
{ .compatible = "lantiq,pinctrl-ase", .data = &ase_pinctrl}, /*DEPRECATED*/
|
|
{ .compatible = "lantiq,ase-pinctrl", .data = &ase_pinctrl},
|
|
{ .compatible = "lantiq,danube-pinctrl", .data = &danube_pinctrl},
|
|
{ .compatible = "lantiq,xrx100-pinctrl", .data = &xrx100_pinctrl},
|
|
{ .compatible = "lantiq,xrx200-pinctrl", .data = &xrx200_pinctrl},
|
|
{ .compatible = "lantiq,xrx300-pinctrl", .data = &xrx300_pinctrl},
|
|
{},
|
|
};
|
|
MODULE_DEVICE_TABLE(of, xway_match);
|
|
|
|
static int pinmux_xway_probe(struct platform_device *pdev)
|
|
{
|
|
const struct of_device_id *match;
|
|
const struct pinctrl_xway_soc *xway_soc;
|
|
struct resource *res;
|
|
int ret, i;
|
|
|
|
/* get and remap our register range */
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
xway_info.membase[0] = devm_ioremap_resource(&pdev->dev, res);
|
|
if (IS_ERR(xway_info.membase[0]))
|
|
return PTR_ERR(xway_info.membase[0]);
|
|
|
|
match = of_match_device(xway_match, &pdev->dev);
|
|
if (match)
|
|
xway_soc = (const struct pinctrl_xway_soc *) match->data;
|
|
else
|
|
xway_soc = &danube_pinctrl;
|
|
|
|
/* find out how many pads we have */
|
|
xway_chip.ngpio = xway_soc->pin_count;
|
|
|
|
/* load our pad descriptors */
|
|
xway_info.pads = devm_kzalloc(&pdev->dev,
|
|
sizeof(struct pinctrl_pin_desc) * xway_chip.ngpio,
|
|
GFP_KERNEL);
|
|
if (!xway_info.pads) {
|
|
dev_err(&pdev->dev, "Failed to allocate pads\n");
|
|
return -ENOMEM;
|
|
}
|
|
for (i = 0; i < xway_chip.ngpio; i++) {
|
|
/* strlen("ioXY") + 1 = 5 */
|
|
char *name = devm_kzalloc(&pdev->dev, 5, GFP_KERNEL);
|
|
|
|
if (!name) {
|
|
dev_err(&pdev->dev, "Failed to allocate pad name\n");
|
|
return -ENOMEM;
|
|
}
|
|
snprintf(name, 5, "io%d", i);
|
|
xway_info.pads[i].number = GPIO0 + i;
|
|
xway_info.pads[i].name = name;
|
|
}
|
|
xway_pctrl_desc.pins = xway_info.pads;
|
|
|
|
/* register the gpio chip */
|
|
xway_chip.parent = &pdev->dev;
|
|
ret = devm_gpiochip_add_data(&pdev->dev, &xway_chip, NULL);
|
|
if (ret) {
|
|
dev_err(&pdev->dev, "Failed to register gpio chip\n");
|
|
return ret;
|
|
}
|
|
|
|
/* setup the data needed by pinctrl */
|
|
xway_pctrl_desc.name = dev_name(&pdev->dev);
|
|
xway_pctrl_desc.npins = xway_chip.ngpio;
|
|
|
|
xway_info.num_pads = xway_chip.ngpio;
|
|
xway_info.num_mfp = xway_chip.ngpio;
|
|
xway_info.mfp = xway_soc->mfp;
|
|
xway_info.grps = xway_soc->grps;
|
|
xway_info.num_grps = xway_soc->num_grps;
|
|
xway_info.funcs = xway_soc->funcs;
|
|
xway_info.num_funcs = xway_soc->num_funcs;
|
|
xway_info.exin = xway_soc->exin;
|
|
xway_info.num_exin = xway_soc->num_exin;
|
|
|
|
/* register with the generic lantiq layer */
|
|
ret = ltq_pinctrl_register(pdev, &xway_info);
|
|
if (ret) {
|
|
dev_err(&pdev->dev, "Failed to register pinctrl driver\n");
|
|
return ret;
|
|
}
|
|
|
|
/* finish with registering the gpio range in pinctrl */
|
|
xway_gpio_range.npins = xway_chip.ngpio;
|
|
xway_gpio_range.base = xway_chip.base;
|
|
pinctrl_add_gpio_range(xway_info.pctrl, &xway_gpio_range);
|
|
dev_info(&pdev->dev, "Init done\n");
|
|
return 0;
|
|
}
|
|
|
|
static struct platform_driver pinmux_xway_driver = {
|
|
.probe = pinmux_xway_probe,
|
|
.driver = {
|
|
.name = "pinctrl-xway",
|
|
.of_match_table = xway_match,
|
|
},
|
|
};
|
|
|
|
static int __init pinmux_xway_init(void)
|
|
{
|
|
return platform_driver_register(&pinmux_xway_driver);
|
|
}
|
|
|
|
core_initcall_sync(pinmux_xway_init);
|