Catalin Marinas c1cc155261 arm64: MMU initialisation ... This patch contains the initialisation of the memory blocks, MMU attributes and the memory map. Only five memory types are defined: Device nGnRnE (equivalent to Strongly Ordered), Device nGnRE (classic Device memory), Device GRE, Normal Non-cacheable and Normal Cacheable. Cache policies are supported via the memory attributes register (MAIR_EL1) and only affect the Normal Cacheable mappings. This patch also adds the SPARSEMEM_VMEMMAP initialisation. Signed-off-by: Will Deacon <will.deacon@arm.com> Signed-off-by: Catalin Marinas <catalin.marinas@arm.com> Acked-by: Tony Lindgren <tony@atomide.com> Acked-by: Nicolas Pitre <nico@linaro.org> Acked-by: Olof Johansson <olof@lixom.net> Acked-by: Santosh Shilimkar <santosh.shilimkar@ti.com> Acked-by: Arnd Bergmann <arnd@arndb.de>		2012-09-17 13:41:56 +01:00
..
init.c	arm64: MMU initialisation	2012-09-17 13:41:56 +01:00
mmu.c	arm64: MMU initialisation	2012-09-17 13:41:56 +01:00
proc-macros.S	arm64: Assembly macros and definitions	2012-09-17 10:24:44 +01:00