mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-29 22:14:41 +08:00
4fccf75ba3
Add support for new clock framework features implemented in tegra30. Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com> Tested-by: Stephen Warren <swarren@nvidia.com> Acked-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Olof Johansson <olof@lixom.net>
42 lines
1.1 KiB
C
42 lines
1.1 KiB
C
/*
|
|
* arch/arm/mach-tegra/include/mach/clk.h
|
|
*
|
|
* Copyright (C) 2010 Google, Inc.
|
|
*
|
|
* Author:
|
|
* Erik Gilling <konkers@google.com>
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#ifndef __MACH_CLK_H
|
|
#define __MACH_CLK_H
|
|
|
|
struct clk;
|
|
|
|
enum tegra_clk_ex_param {
|
|
TEGRA_CLK_VI_INP_SEL,
|
|
TEGRA_CLK_DTV_INVERT,
|
|
TEGRA_CLK_NAND_PAD_DIV2_ENB,
|
|
TEGRA_CLK_PLLD_CSI_OUT_ENB,
|
|
TEGRA_CLK_PLLD_DSI_OUT_ENB,
|
|
TEGRA_CLK_PLLD_MIPI_MUX_SEL,
|
|
};
|
|
|
|
void tegra_periph_reset_deassert(struct clk *c);
|
|
void tegra_periph_reset_assert(struct clk *c);
|
|
|
|
unsigned long clk_get_rate_all_locked(struct clk *c);
|
|
void tegra2_sdmmc_tap_delay(struct clk *c, int delay);
|
|
int tegra_clk_cfg_ex(struct clk *c, enum tegra_clk_ex_param p, u32 setting);
|
|
|
|
#endif
|