mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-05 10:04:12 +08:00
9c92ab6191
Based on 1 normalized pattern(s): this software is licensed under the terms of the gnu general public license version 2 as published by the free software foundation and may be copied distributed and modified under those terms this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 285 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190529141900.642774971@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
84 lines
2.2 KiB
C
84 lines
2.2 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2014, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/bitops.h>
|
|
#include <linux/regmap.h>
|
|
#include <linux/export.h>
|
|
|
|
#include "clk-regmap-divider.h"
|
|
|
|
static inline struct clk_regmap_div *to_clk_regmap_div(struct clk_hw *hw)
|
|
{
|
|
return container_of(to_clk_regmap(hw), struct clk_regmap_div, clkr);
|
|
}
|
|
|
|
static long div_round_ro_rate(struct clk_hw *hw, unsigned long rate,
|
|
unsigned long *prate)
|
|
{
|
|
struct clk_regmap_div *divider = to_clk_regmap_div(hw);
|
|
struct clk_regmap *clkr = ÷r->clkr;
|
|
u32 val;
|
|
|
|
regmap_read(clkr->regmap, divider->reg, &val);
|
|
val >>= divider->shift;
|
|
val &= BIT(divider->width) - 1;
|
|
|
|
return divider_ro_round_rate(hw, rate, prate, NULL, divider->width,
|
|
CLK_DIVIDER_ROUND_CLOSEST, val);
|
|
}
|
|
|
|
static long div_round_rate(struct clk_hw *hw, unsigned long rate,
|
|
unsigned long *prate)
|
|
{
|
|
struct clk_regmap_div *divider = to_clk_regmap_div(hw);
|
|
|
|
return divider_round_rate(hw, rate, prate, NULL, divider->width,
|
|
CLK_DIVIDER_ROUND_CLOSEST);
|
|
}
|
|
|
|
static int div_set_rate(struct clk_hw *hw, unsigned long rate,
|
|
unsigned long parent_rate)
|
|
{
|
|
struct clk_regmap_div *divider = to_clk_regmap_div(hw);
|
|
struct clk_regmap *clkr = ÷r->clkr;
|
|
u32 div;
|
|
|
|
div = divider_get_val(rate, parent_rate, NULL, divider->width,
|
|
CLK_DIVIDER_ROUND_CLOSEST);
|
|
|
|
return regmap_update_bits(clkr->regmap, divider->reg,
|
|
(BIT(divider->width) - 1) << divider->shift,
|
|
div << divider->shift);
|
|
}
|
|
|
|
static unsigned long div_recalc_rate(struct clk_hw *hw,
|
|
unsigned long parent_rate)
|
|
{
|
|
struct clk_regmap_div *divider = to_clk_regmap_div(hw);
|
|
struct clk_regmap *clkr = ÷r->clkr;
|
|
u32 div;
|
|
|
|
regmap_read(clkr->regmap, divider->reg, &div);
|
|
div >>= divider->shift;
|
|
div &= BIT(divider->width) - 1;
|
|
|
|
return divider_recalc_rate(hw, parent_rate, div, NULL,
|
|
CLK_DIVIDER_ROUND_CLOSEST, divider->width);
|
|
}
|
|
|
|
const struct clk_ops clk_regmap_div_ops = {
|
|
.round_rate = div_round_rate,
|
|
.set_rate = div_set_rate,
|
|
.recalc_rate = div_recalc_rate,
|
|
};
|
|
EXPORT_SYMBOL_GPL(clk_regmap_div_ops);
|
|
|
|
const struct clk_ops clk_regmap_div_ro_ops = {
|
|
.round_rate = div_round_ro_rate,
|
|
.recalc_rate = div_recalc_rate,
|
|
};
|
|
EXPORT_SYMBOL_GPL(clk_regmap_div_ro_ops);
|