mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-15 15:04:27 +08:00
ed6962cc3e
This follows on the change ("regulator: Set PROBE_PREFER_ASYNCHRONOUS
for drivers that existed in 4.14") but changes regulators didn't exist
in Linux 4.14 but did exist in Linux 4.19.
NOTE: from a quick "git cherry-pick" it looks as if
"bd718x7-regulator.c" didn't actually exist in v4.19. In 4.19 it was
named "bd71837-regulator.c". See commit 2ece646c90 ("regulator:
bd718xx: rename bd71837 to 718xx")
Signed-off-by: Douglas Anderson <dianders@chromium.org>
Link: https://lore.kernel.org/r/20230316125351.2.Iad1f25517bb46a6c7fca8d8c80ed4fc258a79ed9@changeid
Signed-off-by: Mark Brown <broonie@kernel.org>
258 lines
8.4 KiB
C
258 lines
8.4 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2017 Spreadtrum Communications Inc.
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/of.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/regmap.h>
|
|
#include <linux/regulator/driver.h>
|
|
#include <linux/regulator/of_regulator.h>
|
|
|
|
/*
|
|
* SC2731 regulator lock register
|
|
*/
|
|
#define SC2731_PWR_WR_PROT 0xf0c
|
|
#define SC2731_WR_UNLOCK_VALUE 0x6e7f
|
|
|
|
/*
|
|
* SC2731 enable register
|
|
*/
|
|
#define SC2731_POWER_PD_SW 0xc28
|
|
#define SC2731_LDO_CAMA0_PD 0xcfc
|
|
#define SC2731_LDO_CAMA1_PD 0xd04
|
|
#define SC2731_LDO_CAMMOT_PD 0xd0c
|
|
#define SC2731_LDO_VLDO_PD 0xd6c
|
|
#define SC2731_LDO_EMMCCORE_PD 0xd2c
|
|
#define SC2731_LDO_SDCORE_PD 0xd74
|
|
#define SC2731_LDO_SDIO_PD 0xd70
|
|
#define SC2731_LDO_WIFIPA_PD 0xd4c
|
|
#define SC2731_LDO_USB33_PD 0xd5c
|
|
#define SC2731_LDO_CAMD0_PD 0xd7c
|
|
#define SC2731_LDO_CAMD1_PD 0xd84
|
|
#define SC2731_LDO_CON_PD 0xd8c
|
|
#define SC2731_LDO_CAMIO_PD 0xd94
|
|
#define SC2731_LDO_SRAM_PD 0xd78
|
|
|
|
/*
|
|
* SC2731 enable mask
|
|
*/
|
|
#define SC2731_DCDC_CPU0_PD_MASK BIT(4)
|
|
#define SC2731_DCDC_CPU1_PD_MASK BIT(3)
|
|
#define SC2731_DCDC_RF_PD_MASK BIT(11)
|
|
#define SC2731_LDO_CAMA0_PD_MASK BIT(0)
|
|
#define SC2731_LDO_CAMA1_PD_MASK BIT(0)
|
|
#define SC2731_LDO_CAMMOT_PD_MASK BIT(0)
|
|
#define SC2731_LDO_VLDO_PD_MASK BIT(0)
|
|
#define SC2731_LDO_EMMCCORE_PD_MASK BIT(0)
|
|
#define SC2731_LDO_SDCORE_PD_MASK BIT(0)
|
|
#define SC2731_LDO_SDIO_PD_MASK BIT(0)
|
|
#define SC2731_LDO_WIFIPA_PD_MASK BIT(0)
|
|
#define SC2731_LDO_USB33_PD_MASK BIT(0)
|
|
#define SC2731_LDO_CAMD0_PD_MASK BIT(0)
|
|
#define SC2731_LDO_CAMD1_PD_MASK BIT(0)
|
|
#define SC2731_LDO_CON_PD_MASK BIT(0)
|
|
#define SC2731_LDO_CAMIO_PD_MASK BIT(0)
|
|
#define SC2731_LDO_SRAM_PD_MASK BIT(0)
|
|
|
|
/*
|
|
* SC2731 vsel register
|
|
*/
|
|
#define SC2731_DCDC_CPU0_VOL 0xc54
|
|
#define SC2731_DCDC_CPU1_VOL 0xc64
|
|
#define SC2731_DCDC_RF_VOL 0xcb8
|
|
#define SC2731_LDO_CAMA0_VOL 0xd00
|
|
#define SC2731_LDO_CAMA1_VOL 0xd08
|
|
#define SC2731_LDO_CAMMOT_VOL 0xd10
|
|
#define SC2731_LDO_VLDO_VOL 0xd28
|
|
#define SC2731_LDO_EMMCCORE_VOL 0xd30
|
|
#define SC2731_LDO_SDCORE_VOL 0xd38
|
|
#define SC2731_LDO_SDIO_VOL 0xd40
|
|
#define SC2731_LDO_WIFIPA_VOL 0xd50
|
|
#define SC2731_LDO_USB33_VOL 0xd60
|
|
#define SC2731_LDO_CAMD0_VOL 0xd80
|
|
#define SC2731_LDO_CAMD1_VOL 0xd88
|
|
#define SC2731_LDO_CON_VOL 0xd90
|
|
#define SC2731_LDO_CAMIO_VOL 0xd98
|
|
#define SC2731_LDO_SRAM_VOL 0xdB0
|
|
|
|
/*
|
|
* SC2731 vsel register mask
|
|
*/
|
|
#define SC2731_DCDC_CPU0_VOL_MASK GENMASK(8, 0)
|
|
#define SC2731_DCDC_CPU1_VOL_MASK GENMASK(8, 0)
|
|
#define SC2731_DCDC_RF_VOL_MASK GENMASK(8, 0)
|
|
#define SC2731_LDO_CAMA0_VOL_MASK GENMASK(7, 0)
|
|
#define SC2731_LDO_CAMA1_VOL_MASK GENMASK(7, 0)
|
|
#define SC2731_LDO_CAMMOT_VOL_MASK GENMASK(7, 0)
|
|
#define SC2731_LDO_VLDO_VOL_MASK GENMASK(7, 0)
|
|
#define SC2731_LDO_EMMCCORE_VOL_MASK GENMASK(7, 0)
|
|
#define SC2731_LDO_SDCORE_VOL_MASK GENMASK(7, 0)
|
|
#define SC2731_LDO_SDIO_VOL_MASK GENMASK(7, 0)
|
|
#define SC2731_LDO_WIFIPA_VOL_MASK GENMASK(7, 0)
|
|
#define SC2731_LDO_USB33_VOL_MASK GENMASK(7, 0)
|
|
#define SC2731_LDO_CAMD0_VOL_MASK GENMASK(6, 0)
|
|
#define SC2731_LDO_CAMD1_VOL_MASK GENMASK(6, 0)
|
|
#define SC2731_LDO_CON_VOL_MASK GENMASK(6, 0)
|
|
#define SC2731_LDO_CAMIO_VOL_MASK GENMASK(6, 0)
|
|
#define SC2731_LDO_SRAM_VOL_MASK GENMASK(6, 0)
|
|
|
|
enum sc2731_regulator_id {
|
|
SC2731_BUCK_CPU0,
|
|
SC2731_BUCK_CPU1,
|
|
SC2731_BUCK_RF,
|
|
SC2731_LDO_CAMA0,
|
|
SC2731_LDO_CAMA1,
|
|
SC2731_LDO_CAMMOT,
|
|
SC2731_LDO_VLDO,
|
|
SC2731_LDO_EMMCCORE,
|
|
SC2731_LDO_SDCORE,
|
|
SC2731_LDO_SDIO,
|
|
SC2731_LDO_WIFIPA,
|
|
SC2731_LDO_USB33,
|
|
SC2731_LDO_CAMD0,
|
|
SC2731_LDO_CAMD1,
|
|
SC2731_LDO_CON,
|
|
SC2731_LDO_CAMIO,
|
|
SC2731_LDO_SRAM,
|
|
};
|
|
|
|
static const struct regulator_ops sc2731_regu_linear_ops = {
|
|
.enable = regulator_enable_regmap,
|
|
.disable = regulator_disable_regmap,
|
|
.is_enabled = regulator_is_enabled_regmap,
|
|
.list_voltage = regulator_list_voltage_linear,
|
|
.get_voltage_sel = regulator_get_voltage_sel_regmap,
|
|
.set_voltage_sel = regulator_set_voltage_sel_regmap,
|
|
};
|
|
|
|
#define SC2731_REGU_LINEAR(_id, en_reg, en_mask, vreg, vmask, \
|
|
vstep, vmin, vmax) { \
|
|
.name = #_id, \
|
|
.of_match = of_match_ptr(#_id), \
|
|
.ops = &sc2731_regu_linear_ops, \
|
|
.type = REGULATOR_VOLTAGE, \
|
|
.id = SC2731_##_id, \
|
|
.owner = THIS_MODULE, \
|
|
.min_uV = vmin, \
|
|
.n_voltages = ((vmax) - (vmin)) / (vstep) + 1, \
|
|
.uV_step = vstep, \
|
|
.enable_is_inverted = true, \
|
|
.enable_val = 0, \
|
|
.enable_reg = en_reg, \
|
|
.enable_mask = en_mask, \
|
|
.vsel_reg = vreg, \
|
|
.vsel_mask = vmask, \
|
|
}
|
|
|
|
static const struct regulator_desc regulators[] = {
|
|
SC2731_REGU_LINEAR(BUCK_CPU0, SC2731_POWER_PD_SW,
|
|
SC2731_DCDC_CPU0_PD_MASK, SC2731_DCDC_CPU0_VOL,
|
|
SC2731_DCDC_CPU0_VOL_MASK, 3125, 400000, 1996875),
|
|
SC2731_REGU_LINEAR(BUCK_CPU1, SC2731_POWER_PD_SW,
|
|
SC2731_DCDC_CPU1_PD_MASK, SC2731_DCDC_CPU1_VOL,
|
|
SC2731_DCDC_CPU1_VOL_MASK, 3125, 400000, 1996875),
|
|
SC2731_REGU_LINEAR(BUCK_RF, SC2731_POWER_PD_SW, SC2731_DCDC_RF_PD_MASK,
|
|
SC2731_DCDC_RF_VOL, SC2731_DCDC_RF_VOL_MASK,
|
|
3125, 600000, 2196875),
|
|
SC2731_REGU_LINEAR(LDO_CAMA0, SC2731_LDO_CAMA0_PD,
|
|
SC2731_LDO_CAMA0_PD_MASK, SC2731_LDO_CAMA0_VOL,
|
|
SC2731_LDO_CAMA0_VOL_MASK, 10000, 1200000, 3750000),
|
|
SC2731_REGU_LINEAR(LDO_CAMA1, SC2731_LDO_CAMA1_PD,
|
|
SC2731_LDO_CAMA1_PD_MASK, SC2731_LDO_CAMA1_VOL,
|
|
SC2731_LDO_CAMA1_VOL_MASK, 10000, 1200000, 3750000),
|
|
SC2731_REGU_LINEAR(LDO_CAMMOT, SC2731_LDO_CAMMOT_PD,
|
|
SC2731_LDO_CAMMOT_PD_MASK, SC2731_LDO_CAMMOT_VOL,
|
|
SC2731_LDO_CAMMOT_VOL_MASK, 10000, 1200000, 3750000),
|
|
SC2731_REGU_LINEAR(LDO_VLDO, SC2731_LDO_VLDO_PD,
|
|
SC2731_LDO_VLDO_PD_MASK, SC2731_LDO_VLDO_VOL,
|
|
SC2731_LDO_VLDO_VOL_MASK, 10000, 1200000, 3750000),
|
|
SC2731_REGU_LINEAR(LDO_EMMCCORE, SC2731_LDO_EMMCCORE_PD,
|
|
SC2731_LDO_EMMCCORE_PD_MASK, SC2731_LDO_EMMCCORE_VOL,
|
|
SC2731_LDO_EMMCCORE_VOL_MASK, 10000, 1200000,
|
|
3750000),
|
|
SC2731_REGU_LINEAR(LDO_SDCORE, SC2731_LDO_SDCORE_PD,
|
|
SC2731_LDO_SDCORE_PD_MASK, SC2731_LDO_SDCORE_VOL,
|
|
SC2731_LDO_SDCORE_VOL_MASK, 10000, 1200000, 3750000),
|
|
SC2731_REGU_LINEAR(LDO_SDIO, SC2731_LDO_SDIO_PD,
|
|
SC2731_LDO_SDIO_PD_MASK, SC2731_LDO_SDIO_VOL,
|
|
SC2731_LDO_SDIO_VOL_MASK, 10000, 1200000, 3750000),
|
|
SC2731_REGU_LINEAR(LDO_WIFIPA, SC2731_LDO_WIFIPA_PD,
|
|
SC2731_LDO_WIFIPA_PD_MASK, SC2731_LDO_WIFIPA_VOL,
|
|
SC2731_LDO_WIFIPA_VOL_MASK, 10000, 1200000, 3750000),
|
|
SC2731_REGU_LINEAR(LDO_USB33, SC2731_LDO_USB33_PD,
|
|
SC2731_LDO_USB33_PD_MASK, SC2731_LDO_USB33_VOL,
|
|
SC2731_LDO_USB33_VOL_MASK, 10000, 1200000, 3750000),
|
|
SC2731_REGU_LINEAR(LDO_CAMD0, SC2731_LDO_CAMD0_PD,
|
|
SC2731_LDO_CAMD0_PD_MASK, SC2731_LDO_CAMD0_VOL,
|
|
SC2731_LDO_CAMD0_VOL_MASK, 6250, 1000000, 1793750),
|
|
SC2731_REGU_LINEAR(LDO_CAMD1, SC2731_LDO_CAMD1_PD,
|
|
SC2731_LDO_CAMD1_PD_MASK, SC2731_LDO_CAMD1_VOL,
|
|
SC2731_LDO_CAMD1_VOL_MASK, 6250, 1000000, 1793750),
|
|
SC2731_REGU_LINEAR(LDO_CON, SC2731_LDO_CON_PD,
|
|
SC2731_LDO_CON_PD_MASK, SC2731_LDO_CON_VOL,
|
|
SC2731_LDO_CON_VOL_MASK, 6250, 1000000, 1793750),
|
|
SC2731_REGU_LINEAR(LDO_CAMIO, SC2731_LDO_CAMIO_PD,
|
|
SC2731_LDO_CAMIO_PD_MASK, SC2731_LDO_CAMIO_VOL,
|
|
SC2731_LDO_CAMIO_VOL_MASK, 6250, 1000000, 1793750),
|
|
SC2731_REGU_LINEAR(LDO_SRAM, SC2731_LDO_SRAM_PD,
|
|
SC2731_LDO_SRAM_PD_MASK, SC2731_LDO_SRAM_VOL,
|
|
SC2731_LDO_SRAM_VOL_MASK, 6250, 1000000, 1793750),
|
|
};
|
|
|
|
static int sc2731_regulator_unlock(struct regmap *regmap)
|
|
{
|
|
return regmap_write(regmap, SC2731_PWR_WR_PROT,
|
|
SC2731_WR_UNLOCK_VALUE);
|
|
}
|
|
|
|
static int sc2731_regulator_probe(struct platform_device *pdev)
|
|
{
|
|
int i, ret;
|
|
struct regmap *regmap;
|
|
struct regulator_config config = { };
|
|
struct regulator_dev *rdev;
|
|
|
|
regmap = dev_get_regmap(pdev->dev.parent, NULL);
|
|
if (!regmap) {
|
|
dev_err(&pdev->dev, "failed to get regmap.\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
ret = sc2731_regulator_unlock(regmap);
|
|
if (ret) {
|
|
dev_err(&pdev->dev, "failed to release regulator lock\n");
|
|
return ret;
|
|
}
|
|
|
|
config.dev = &pdev->dev;
|
|
config.regmap = regmap;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(regulators); i++) {
|
|
rdev = devm_regulator_register(&pdev->dev, ®ulators[i],
|
|
&config);
|
|
if (IS_ERR(rdev)) {
|
|
dev_err(&pdev->dev, "failed to register regulator %s\n",
|
|
regulators[i].name);
|
|
return PTR_ERR(rdev);
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct platform_driver sc2731_regulator_driver = {
|
|
.driver = {
|
|
.name = "sc27xx-regulator",
|
|
.probe_type = PROBE_PREFER_ASYNCHRONOUS,
|
|
},
|
|
.probe = sc2731_regulator_probe,
|
|
};
|
|
|
|
module_platform_driver(sc2731_regulator_driver);
|
|
|
|
MODULE_AUTHOR("Chen Junhui <erick.chen@spreadtrum.com>");
|
|
MODULE_DESCRIPTION("Spreadtrum SC2731 regulator driver");
|
|
MODULE_LICENSE("GPL v2");
|