mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-04 09:34:12 +08:00
d06f107bcd
Add regmap ibt to support Intel Bluetooth silicon register access
over HCI. Intel BT/FM combo chip allows to read/write some registers
(e.g. FM registers) via its HCI interface.
Read/Write operations are performed via a HCI transaction composed of
a HCI command (host->controller) followed by a HCI command complete
event (controller->host). Read/Write Command opcodes can be specified
to the regmap init function.
We define data formats which are intel/vendor specific.
Register Read/Write HCI command payload (Host):
Field: | REG ADDR | MODE | DATA_LEN | DATA... |
size: | 32b | 8b | 8b | 8b* |
Register Read HCI command complete event payload (Controller):
Field: | CMD STATUS | REG ADDR | DATA... |
size: | 8b | 32b | 8b* |
Register Write HCI command complete event payload (Controller):
Field: | CMD_STATUS |
size: | 8b |
Since this payload is HCI encapsulated, Little Endian byte order is
used.
Write/Read Example:
If we write 0x0000002a at address 0x00008c04, with opcode_write 0xfc5d,
The resulting transaction is (btmon trace):
< HCI Command (0x3f|0x005d) plen 10 [hci0]
04 8c 00 00 02 04 2a 00 00 00
> HCI Event (0x0e) plen 4
Unknown (0x3f|0x005d) ncmd 1
00
Then, if we read the same register with opcode_read 0xfc5e:
< HCI Command (0x3f|0x005e) plen 6 [hci0]
04 8c 00 00 02 04
> HCI Event (0x0e) plen 12 [hci0]
Unknown (0x3f|0x005e) ncmd 1
00 04 8c 00 00 2a 00 00 00
Signed-off-by: Loic Poulain <loic.poulain@intel.com>
Signed-off-by: Marcel Holtmann <marcel@holtmann.org>
126 lines
3.0 KiB
C
126 lines
3.0 KiB
C
/*
|
|
*
|
|
* Bluetooth support for Intel devices
|
|
*
|
|
* Copyright (C) 2015 Intel Corporation
|
|
*
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*
|
|
*/
|
|
|
|
struct intel_version {
|
|
u8 status;
|
|
u8 hw_platform;
|
|
u8 hw_variant;
|
|
u8 hw_revision;
|
|
u8 fw_variant;
|
|
u8 fw_revision;
|
|
u8 fw_build_num;
|
|
u8 fw_build_ww;
|
|
u8 fw_build_yy;
|
|
u8 fw_patch_num;
|
|
} __packed;
|
|
|
|
struct intel_boot_params {
|
|
__u8 status;
|
|
__u8 otp_format;
|
|
__u8 otp_content;
|
|
__u8 otp_patch;
|
|
__le16 dev_revid;
|
|
__u8 secure_boot;
|
|
__u8 key_from_hdr;
|
|
__u8 key_type;
|
|
__u8 otp_lock;
|
|
__u8 api_lock;
|
|
__u8 debug_lock;
|
|
bdaddr_t otp_bdaddr;
|
|
__u8 min_fw_build_nn;
|
|
__u8 min_fw_build_cw;
|
|
__u8 min_fw_build_yy;
|
|
__u8 limited_cce;
|
|
__u8 unlocked_state;
|
|
} __packed;
|
|
|
|
struct intel_bootup {
|
|
__u8 zero;
|
|
__u8 num_cmds;
|
|
__u8 source;
|
|
__u8 reset_type;
|
|
__u8 reset_reason;
|
|
__u8 ddc_status;
|
|
} __packed;
|
|
|
|
struct intel_secure_send_result {
|
|
__u8 result;
|
|
__le16 opcode;
|
|
__u8 status;
|
|
} __packed;
|
|
|
|
#if IS_ENABLED(CONFIG_BT_INTEL)
|
|
|
|
int btintel_check_bdaddr(struct hci_dev *hdev);
|
|
int btintel_set_bdaddr(struct hci_dev *hdev, const bdaddr_t *bdaddr);
|
|
void btintel_hw_error(struct hci_dev *hdev, u8 code);
|
|
|
|
void btintel_version_info(struct hci_dev *hdev, struct intel_version *ver);
|
|
int btintel_secure_send(struct hci_dev *hdev, u8 fragment_type, u32 plen,
|
|
const void *param);
|
|
int btintel_load_ddc_config(struct hci_dev *hdev, const char *ddc_name);
|
|
|
|
struct regmap *btintel_regmap_init(struct hci_dev *hdev, u16 opcode_read,
|
|
u16 opcode_write);
|
|
|
|
#else
|
|
|
|
static inline int btintel_check_bdaddr(struct hci_dev *hdev)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static inline int btintel_set_bdaddr(struct hci_dev *hdev, const bdaddr_t *bdaddr)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static inline void btintel_hw_error(struct hci_dev *hdev, u8 code)
|
|
{
|
|
}
|
|
|
|
static inline void btintel_version_info(struct hci_dev *hdev,
|
|
struct intel_version *ver)
|
|
{
|
|
}
|
|
|
|
static inline int btintel_secure_send(struct hci_dev *hdev, u8 fragment_type,
|
|
u32 plen, const void *param)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static inline int btintel_load_ddc_config(struct hci_dev *hdev,
|
|
const char *ddc_name)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static inline struct regmap *btintel_regmap_init(struct hci_dev *hdev,
|
|
u16 opcode_read,
|
|
u16 opcode_write)
|
|
{
|
|
return ERR_PTR(-EINVAL);
|
|
}
|
|
#endif
|