mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-25 21:24:08 +08:00
841e37a5ca
Add power domain indices for RZ/G1N (R8A7744) SoC. Signed-off-by: Biju Das <biju.das@bp.renesas.com> Reviewed-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
25 lines
678 B
C
25 lines
678 B
C
/* SPDX-License-Identifier: GPL-2.0
|
|
*
|
|
* Copyright (C) 2018 Renesas Electronics Corp.
|
|
*/
|
|
#ifndef __DT_BINDINGS_POWER_R8A7744_SYSC_H__
|
|
#define __DT_BINDINGS_POWER_R8A7744_SYSC_H__
|
|
|
|
/*
|
|
* These power domain indices match the numbers of the interrupt bits
|
|
* representing the power areas in the various Interrupt Registers
|
|
* (e.g. SYSCISR, Interrupt Status Register)
|
|
*
|
|
* Note that RZ/G1N is identical to RZ/G2M w.r.t. power domains.
|
|
*/
|
|
|
|
#define R8A7744_PD_CA15_CPU0 0
|
|
#define R8A7744_PD_CA15_CPU1 1
|
|
#define R8A7744_PD_CA15_SCU 12
|
|
#define R8A7744_PD_SGX 20
|
|
|
|
/* Always-on power area */
|
|
#define R8A7744_PD_ALWAYS_ON 32
|
|
|
|
#endif /* __DT_BINDINGS_POWER_R8A7744_SYSC_H__ */
|