mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-18 17:54:13 +08:00
fb702b942b
This model is based on the on-chip interrupt model used by the TILE-Gx next-generation hardware, and interacts much more cleanly with the Linux generic IRQ layer. The change includes modifications to the Tilera hypervisor, which are reflected in the hypervisor headers in arch/tile/include/arch/. Signed-off-by: Chris Metcalf <cmetcalf@tilera.com> Acked-by: Thomas Gleixner <tglx@linutronix.de>
59 lines
2.3 KiB
Plaintext
59 lines
2.3 KiB
Plaintext
/* Hypervisor call vector addresses; see <hv/hypervisor.h> */
|
|
hv_init = TEXT_OFFSET + 0x10020;
|
|
hv_install_context = TEXT_OFFSET + 0x10040;
|
|
hv_sysconf = TEXT_OFFSET + 0x10060;
|
|
hv_get_rtc = TEXT_OFFSET + 0x10080;
|
|
hv_set_rtc = TEXT_OFFSET + 0x100a0;
|
|
hv_flush_asid = TEXT_OFFSET + 0x100c0;
|
|
hv_flush_page = TEXT_OFFSET + 0x100e0;
|
|
hv_flush_pages = TEXT_OFFSET + 0x10100;
|
|
hv_restart = TEXT_OFFSET + 0x10120;
|
|
hv_halt = TEXT_OFFSET + 0x10140;
|
|
hv_power_off = TEXT_OFFSET + 0x10160;
|
|
hv_inquire_physical = TEXT_OFFSET + 0x10180;
|
|
hv_inquire_memory_controller = TEXT_OFFSET + 0x101a0;
|
|
hv_inquire_virtual = TEXT_OFFSET + 0x101c0;
|
|
hv_inquire_asid = TEXT_OFFSET + 0x101e0;
|
|
hv_nanosleep = TEXT_OFFSET + 0x10200;
|
|
hv_console_read_if_ready = TEXT_OFFSET + 0x10220;
|
|
hv_console_write = TEXT_OFFSET + 0x10240;
|
|
hv_downcall_dispatch = TEXT_OFFSET + 0x10260;
|
|
hv_inquire_topology = TEXT_OFFSET + 0x10280;
|
|
hv_fs_findfile = TEXT_OFFSET + 0x102a0;
|
|
hv_fs_fstat = TEXT_OFFSET + 0x102c0;
|
|
hv_fs_pread = TEXT_OFFSET + 0x102e0;
|
|
hv_physaddr_read64 = TEXT_OFFSET + 0x10300;
|
|
hv_physaddr_write64 = TEXT_OFFSET + 0x10320;
|
|
hv_get_command_line = TEXT_OFFSET + 0x10340;
|
|
hv_set_caching = TEXT_OFFSET + 0x10360;
|
|
hv_bzero_page = TEXT_OFFSET + 0x10380;
|
|
hv_register_message_state = TEXT_OFFSET + 0x103a0;
|
|
hv_send_message = TEXT_OFFSET + 0x103c0;
|
|
hv_receive_message = TEXT_OFFSET + 0x103e0;
|
|
hv_inquire_context = TEXT_OFFSET + 0x10400;
|
|
hv_start_all_tiles = TEXT_OFFSET + 0x10420;
|
|
hv_dev_open = TEXT_OFFSET + 0x10440;
|
|
hv_dev_close = TEXT_OFFSET + 0x10460;
|
|
hv_dev_pread = TEXT_OFFSET + 0x10480;
|
|
hv_dev_pwrite = TEXT_OFFSET + 0x104a0;
|
|
hv_dev_poll = TEXT_OFFSET + 0x104c0;
|
|
hv_dev_poll_cancel = TEXT_OFFSET + 0x104e0;
|
|
hv_dev_preada = TEXT_OFFSET + 0x10500;
|
|
hv_dev_pwritea = TEXT_OFFSET + 0x10520;
|
|
hv_flush_remote = TEXT_OFFSET + 0x10540;
|
|
hv_console_putc = TEXT_OFFSET + 0x10560;
|
|
hv_inquire_tiles = TEXT_OFFSET + 0x10580;
|
|
hv_confstr = TEXT_OFFSET + 0x105a0;
|
|
hv_reexec = TEXT_OFFSET + 0x105c0;
|
|
hv_set_command_line = TEXT_OFFSET + 0x105e0;
|
|
hv_clear_intr = TEXT_OFFSET + 0x10600;
|
|
hv_enable_intr = TEXT_OFFSET + 0x10620;
|
|
hv_disable_intr = TEXT_OFFSET + 0x10640;
|
|
hv_raise_intr = TEXT_OFFSET + 0x10660;
|
|
hv_trigger_ipi = TEXT_OFFSET + 0x10680;
|
|
hv_store_mapping = TEXT_OFFSET + 0x106a0;
|
|
hv_inquire_realpa = TEXT_OFFSET + 0x106c0;
|
|
hv_flush_all = TEXT_OFFSET + 0x106e0;
|
|
hv_get_ipi_pte = TEXT_OFFSET + 0x10700;
|
|
hv_glue_internals = TEXT_OFFSET + 0x10720;
|