mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-16 08:44:21 +08:00
9be1c8afb4
Allwinner H5 is a SoC that features a design which keeps the peripheral compatible with H3, so that it have also a CCU like the one on H3 -- only one bus gate/reset is added, and the mmc sample/output phases are removed because of MMC controller update. Add its support in our existing H3 CCU driver. Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
107 lines
3.5 KiB
C
107 lines
3.5 KiB
C
/*
|
|
* Copyright (C) 2016 Maxime Ripard <maxime.ripard@free-electrons.com>
|
|
*
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
* of the GPL or the X11 license, at your option. Note that this dual
|
|
* licensing only applies to this file, and not this project as a
|
|
* whole.
|
|
*
|
|
* a) This file is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of the
|
|
* License, or (at your option) any later version.
|
|
*
|
|
* This file is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* Or, alternatively,
|
|
*
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
* obtaining a copy of this software and associated documentation
|
|
* files (the "Software"), to deal in the Software without
|
|
* restriction, including without limitation the rights to use,
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following
|
|
* conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be
|
|
* included in all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_RST_SUN8I_H3_H_
|
|
#define _DT_BINDINGS_RST_SUN8I_H3_H_
|
|
|
|
#define RST_USB_PHY0 0
|
|
#define RST_USB_PHY1 1
|
|
#define RST_USB_PHY2 2
|
|
#define RST_USB_PHY3 3
|
|
|
|
#define RST_MBUS 4
|
|
|
|
#define RST_BUS_CE 5
|
|
#define RST_BUS_DMA 6
|
|
#define RST_BUS_MMC0 7
|
|
#define RST_BUS_MMC1 8
|
|
#define RST_BUS_MMC2 9
|
|
#define RST_BUS_NAND 10
|
|
#define RST_BUS_DRAM 11
|
|
#define RST_BUS_EMAC 12
|
|
#define RST_BUS_TS 13
|
|
#define RST_BUS_HSTIMER 14
|
|
#define RST_BUS_SPI0 15
|
|
#define RST_BUS_SPI1 16
|
|
#define RST_BUS_OTG 17
|
|
#define RST_BUS_EHCI0 18
|
|
#define RST_BUS_EHCI1 19
|
|
#define RST_BUS_EHCI2 20
|
|
#define RST_BUS_EHCI3 21
|
|
#define RST_BUS_OHCI0 22
|
|
#define RST_BUS_OHCI1 23
|
|
#define RST_BUS_OHCI2 24
|
|
#define RST_BUS_OHCI3 25
|
|
#define RST_BUS_VE 26
|
|
#define RST_BUS_TCON0 27
|
|
#define RST_BUS_TCON1 28
|
|
#define RST_BUS_DEINTERLACE 29
|
|
#define RST_BUS_CSI 30
|
|
#define RST_BUS_TVE 31
|
|
#define RST_BUS_HDMI0 32
|
|
#define RST_BUS_HDMI1 33
|
|
#define RST_BUS_DE 34
|
|
#define RST_BUS_GPU 35
|
|
#define RST_BUS_MSGBOX 36
|
|
#define RST_BUS_SPINLOCK 37
|
|
#define RST_BUS_DBG 38
|
|
#define RST_BUS_EPHY 39
|
|
#define RST_BUS_CODEC 40
|
|
#define RST_BUS_SPDIF 41
|
|
#define RST_BUS_THS 42
|
|
#define RST_BUS_I2S0 43
|
|
#define RST_BUS_I2S1 44
|
|
#define RST_BUS_I2S2 45
|
|
#define RST_BUS_I2C0 46
|
|
#define RST_BUS_I2C1 47
|
|
#define RST_BUS_I2C2 48
|
|
#define RST_BUS_UART0 49
|
|
#define RST_BUS_UART1 50
|
|
#define RST_BUS_UART2 51
|
|
#define RST_BUS_UART3 52
|
|
#define RST_BUS_SCR0 53
|
|
|
|
/* New resets imported in H5 */
|
|
#define RST_BUS_SCR1 54
|
|
|
|
#endif /* _DT_BINDINGS_RST_SUN8I_H3_H_ */
|