mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-19 09:04:51 +08:00
738f66d321
The gxbb clock controller is the primary clock generation unit for the AmLogic GXBB SoC. It is clocked by a fixed 24MHz xtal, contains several PLLs and the usual post-dividers, muxes, dividers and leaf gates that are fed into various IP blocks in the SoC. Tested-by: Kevin Hilman <khilman@baylibre.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com>
13 lines
174 B
C
13 lines
174 B
C
/*
|
|
* GXBB clock tree IDs
|
|
*/
|
|
|
|
#ifndef __GXBB_CLKC_H
|
|
#define __GXBB_CLKC_H
|
|
|
|
#define CLKID_CPUCLK 1
|
|
#define CLKID_CLK81 12
|
|
#define CLKID_ETH 36
|
|
|
|
#endif /* __GXBB_CLKC_H */
|