mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-09-22 04:31:58 +08:00
9e400c5cc5
While the SDRAM is being driven by its dedicated PLL most of the time, there is a little loop running in the firmware that periodically turns on the CM SDRAM clock (using its pre-initialized parent) and switches SDRAM to using the CM clock to do PVT recalibration. This avoids system hangs if we choose SDRAM's parent for some other clock, then disable that clock. Signed-off-by: Eric Anholt <eric@anholt.net> Acked-by: Martin Sperl <kernel@martin.sperl.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> |
||
|---|---|---|
| .. | ||
| clk-bcm63xx.c | ||
| clk-bcm281xx.c | ||
| clk-bcm2835-aux.c | ||
| clk-bcm2835.c | ||
| clk-bcm21664.c | ||
| clk-cygnus.c | ||
| clk-iproc-armpll.c | ||
| clk-iproc-asiu.c | ||
| clk-iproc-pll.c | ||
| clk-iproc.h | ||
| clk-kona-setup.c | ||
| clk-kona.c | ||
| clk-kona.h | ||
| clk-ns2.c | ||
| clk-nsp.c | ||
| Kconfig | ||
| Makefile | ||