mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-25 03:55:09 +08:00
9952f6918d
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms and conditions of the gnu general public license version 2 as published by the free software foundation this program is distributed in the hope it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not see http www gnu org licenses extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 228 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Steve Winslow <swinslow@gmail.com> Reviewed-by: Richard Fontana <rfontana@redhat.com> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190528171438.107155473@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
170 lines
5.1 KiB
C
170 lines
5.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2018 NVIDIA Corporation.
|
|
*/
|
|
|
|
/*
|
|
* Function naming determines intended use:
|
|
*
|
|
* <x>_r(void) : Returns the offset for register <x>.
|
|
*
|
|
* <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
|
|
*
|
|
* <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
|
|
*
|
|
* <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
|
|
* and masked to place it at field <y> of register <x>. This value
|
|
* can be |'d with others to produce a full register value for
|
|
* register <x>.
|
|
*
|
|
* <x>_<y>_m(void) : Returns a mask for field <y> of register <x>. This
|
|
* value can be ~'d and then &'d to clear the value of field <y> for
|
|
* register <x>.
|
|
*
|
|
* <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
|
|
* to place it at field <y> of register <x>. This value can be |'d
|
|
* with others to produce a full register value for <x>.
|
|
*
|
|
* <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
|
|
* <x> value 'r' after being shifted to place its LSB at bit 0.
|
|
* This value is suitable for direct comparison with other unshifted
|
|
* values appropriate for use in field <y> of register <x>.
|
|
*
|
|
* <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
|
|
* field <y> of register <x>. This value is suitable for direct
|
|
* comparison with unshifted values appropriate for use in field <y>
|
|
* of register <x>.
|
|
*/
|
|
|
|
#ifndef HOST1X_HW_HOST1X07_UCLASS_H
|
|
#define HOST1X_HW_HOST1X07_UCLASS_H
|
|
|
|
static inline u32 host1x_uclass_incr_syncpt_r(void)
|
|
{
|
|
return 0x0;
|
|
}
|
|
#define HOST1X_UCLASS_INCR_SYNCPT \
|
|
host1x_uclass_incr_syncpt_r()
|
|
static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v)
|
|
{
|
|
return (v & 0xff) << 10;
|
|
}
|
|
#define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \
|
|
host1x_uclass_incr_syncpt_cond_f(v)
|
|
static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v)
|
|
{
|
|
return (v & 0xff) << 0;
|
|
}
|
|
#define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \
|
|
host1x_uclass_incr_syncpt_indx_f(v)
|
|
static inline u32 host1x_uclass_wait_syncpt_r(void)
|
|
{
|
|
return 0x8;
|
|
}
|
|
#define HOST1X_UCLASS_WAIT_SYNCPT \
|
|
host1x_uclass_wait_syncpt_r()
|
|
static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v)
|
|
{
|
|
return (v & 0xff) << 24;
|
|
}
|
|
#define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \
|
|
host1x_uclass_wait_syncpt_indx_f(v)
|
|
static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v)
|
|
{
|
|
return (v & 0xffffff) << 0;
|
|
}
|
|
#define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \
|
|
host1x_uclass_wait_syncpt_thresh_f(v)
|
|
static inline u32 host1x_uclass_wait_syncpt_base_r(void)
|
|
{
|
|
return 0x9;
|
|
}
|
|
#define HOST1X_UCLASS_WAIT_SYNCPT_BASE \
|
|
host1x_uclass_wait_syncpt_base_r()
|
|
static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v)
|
|
{
|
|
return (v & 0xff) << 24;
|
|
}
|
|
#define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \
|
|
host1x_uclass_wait_syncpt_base_indx_f(v)
|
|
static inline u32 host1x_uclass_wait_syncpt_base_base_indx_f(u32 v)
|
|
{
|
|
return (v & 0xff) << 16;
|
|
}
|
|
#define HOST1X_UCLASS_WAIT_SYNCPT_BASE_BASE_INDX_F(v) \
|
|
host1x_uclass_wait_syncpt_base_base_indx_f(v)
|
|
static inline u32 host1x_uclass_wait_syncpt_base_offset_f(u32 v)
|
|
{
|
|
return (v & 0xffff) << 0;
|
|
}
|
|
#define HOST1X_UCLASS_WAIT_SYNCPT_BASE_OFFSET_F(v) \
|
|
host1x_uclass_wait_syncpt_base_offset_f(v)
|
|
static inline u32 host1x_uclass_load_syncpt_base_r(void)
|
|
{
|
|
return 0xb;
|
|
}
|
|
#define HOST1X_UCLASS_LOAD_SYNCPT_BASE \
|
|
host1x_uclass_load_syncpt_base_r()
|
|
static inline u32 host1x_uclass_load_syncpt_base_base_indx_f(u32 v)
|
|
{
|
|
return (v & 0xff) << 24;
|
|
}
|
|
#define HOST1X_UCLASS_LOAD_SYNCPT_BASE_BASE_INDX_F(v) \
|
|
host1x_uclass_load_syncpt_base_base_indx_f(v)
|
|
static inline u32 host1x_uclass_load_syncpt_base_value_f(u32 v)
|
|
{
|
|
return (v & 0xffffff) << 0;
|
|
}
|
|
#define HOST1X_UCLASS_LOAD_SYNCPT_BASE_VALUE_F(v) \
|
|
host1x_uclass_load_syncpt_base_value_f(v)
|
|
static inline u32 host1x_uclass_incr_syncpt_base_base_indx_f(u32 v)
|
|
{
|
|
return (v & 0xff) << 24;
|
|
}
|
|
#define HOST1X_UCLASS_INCR_SYNCPT_BASE_BASE_INDX_F(v) \
|
|
host1x_uclass_incr_syncpt_base_base_indx_f(v)
|
|
static inline u32 host1x_uclass_incr_syncpt_base_offset_f(u32 v)
|
|
{
|
|
return (v & 0xffffff) << 0;
|
|
}
|
|
#define HOST1X_UCLASS_INCR_SYNCPT_BASE_OFFSET_F(v) \
|
|
host1x_uclass_incr_syncpt_base_offset_f(v)
|
|
static inline u32 host1x_uclass_indoff_r(void)
|
|
{
|
|
return 0x2d;
|
|
}
|
|
#define HOST1X_UCLASS_INDOFF \
|
|
host1x_uclass_indoff_r()
|
|
static inline u32 host1x_uclass_indoff_indbe_f(u32 v)
|
|
{
|
|
return (v & 0xf) << 28;
|
|
}
|
|
#define HOST1X_UCLASS_INDOFF_INDBE_F(v) \
|
|
host1x_uclass_indoff_indbe_f(v)
|
|
static inline u32 host1x_uclass_indoff_autoinc_f(u32 v)
|
|
{
|
|
return (v & 0x1) << 27;
|
|
}
|
|
#define HOST1X_UCLASS_INDOFF_AUTOINC_F(v) \
|
|
host1x_uclass_indoff_autoinc_f(v)
|
|
static inline u32 host1x_uclass_indoff_indmodid_f(u32 v)
|
|
{
|
|
return (v & 0xff) << 18;
|
|
}
|
|
#define HOST1X_UCLASS_INDOFF_INDMODID_F(v) \
|
|
host1x_uclass_indoff_indmodid_f(v)
|
|
static inline u32 host1x_uclass_indoff_indroffset_f(u32 v)
|
|
{
|
|
return (v & 0xffff) << 2;
|
|
}
|
|
#define HOST1X_UCLASS_INDOFF_INDROFFSET_F(v) \
|
|
host1x_uclass_indoff_indroffset_f(v)
|
|
static inline u32 host1x_uclass_indoff_rwn_read_v(void)
|
|
{
|
|
return 1;
|
|
}
|
|
#define HOST1X_UCLASS_INDOFF_INDROFFSET_F(v) \
|
|
host1x_uclass_indoff_indroffset_f(v)
|
|
|
|
#endif
|